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6Chapter 1
INTRODUCTION
This is a final report for the design activities supported by the NASA grant
NCC3-201. The goal of this project is to design and develop a small portable
terminal system for satellite communications. A multi-scheme, multi-rate modula-
tor/demodulator (MODEM) and a convolutional-Viterbi coder/decoder (CODEC)
are the main parts of this system.
Recent technological improvements are leading towards low-cost satellite
communication systems that can be applied to rural communications worldwide[I][2].
Advance in signal processing and error-correction techniques allow more efficient use
of the space segment by locating the sophisticated processing equipment on board
the satellite[3][14]. Combined with the trend of higher power and higher frequency
satellites this results in simple and inexpensive ground terminal architecture, mak-
ing VSAT technology more attractive. The Advanced Communications Technology
Satellite (ACTS) is certainly no exception to this general trend.
ACTS operating at Ka band incorporates most of these technological ad-
vances, Namely, higher power, higher frequency, frequency and spatial reuse using
spot beams and polarization. These capabilities and facts the ACST uses beam hop-
ping makes the development of small portable terminals very attractive to service to
low population density areas, remote locations, as well as the areas where traffic is
7spreadgeographically.Further, the efficiencyand flexibility of a beam-hopping satel-
lite system serving small and economical earth stations would also benefit developing
nations.
This project is a part of designing and realizing this kind of small and
economical earth stations. The research activities involved in this project include:
(1). Design of a programmable Modulator/Demodulator which can provide
multiple bit rates, multiple modulation and demodulation schemes.
(2). Design of a code rate 1/2, constaint length 7 Convolutional coder/Viterbi
decoder which can provide a low cost, high performance solution for FEC (Forward
Error Correction) system requirement.
(3). Design of a control system for this small terminal system with one
microcontroller. It can write the control code into the internal registers of the VLSI
chips for proper system configuration and control. Also several required clocks are
produced using this microcontroller. Another microcontroller is used to realize digital
Phase Lock Loop (PLL) for carrier recovery for QPSK, OQPSK, and BPSK.
(4). Translation of this design into a prototype which was built using wire
wrapping method.
(5). Debugging and trouble-shooting both hardware and software of this
prototype system.
(6). Testing the transmitter and the receiver.
The MODEM can provide four kinds of modulation schemes: BPSK, QPSK,
OQPSK, and MSK. Direct Digital Synthesizer (DDS) is used to generate modulation
signals. Bit synchronizer/PSK demodulator (STEL-2110A) and digital Phase Lock
Loop (PLL) are used to provide clock and carrier synchronization for BPSK, QPSK
and OQPSK. A new type of low cost, easily realized MSK demodulator is presented
for MSK demodulation. Five kinds of low bit rates ranging frcm 1,200 bps to 19,200
bps are employed in each kind of modulation scheme. Four different modulation
schemes and five different bit rates provides us twenty different communication mode
combinations. That which combination is well suited for low bit rate satellite com-
munications will be tested through field experiments using ACTS launched by NASA
in October, 1993. This is also the final purpose of this project.
The QUALCOMM Q0256 convolutional coder/Viterbi decoder VLSI chip
is selected to provide low bit rate, high volume communications. Rate 1/2 and con-
straint length 7 convolutional coding scheme is selected. 3-bit soft-decision encoder
data greatly improve the BER performance of the whole system. Only about 5.2 dB
Eb/N0 is required for 1E-6 BER performance.
Two 80C32 microcontrollers in the INTEL MCS-51 family are used in the
control system and the digital PLL. Over 2,500 lines software are developed for the
proper system operation, control and digital PLL calculation. An ICE-51FX emulator
is used for the software developing. Selections of modulation schemes and bit rates
can be done easily by switches. The control system also provides a master clock to
the vocoder - the stage before the MODEM and CODEC.
Most of the system has been successfully built according to the system design
requirements. The measured power spectral densities of modulated signals, BPSK,
QPSK, OQPSK and MSK, under five different data rates agreed with the theoretical
predictions very well. 0 BER performance was realized when signals passed through
an idea channel. Realizing carrier synchronization for BPSK, QPSK and OQPSK
in low bit rate situation and finding an MSK demodulation scheme suitable for low
cost, small terminal are the key points in the system design and realization. Having
successfully solved these problems with innovation offers several unique features to
this system.
There are also some problems left. The system is not working at bit rate
of 19.2 kbps for BPSK because the microcontroller which we employ doesn't have
the function to generate 50% duty cycle clock. Thus, in our design, we generate a
double frequency clock, then let it pass through a frequency divider to generate the
required frequency 50% clock. For 19.2 kbps, we have to generate a 76.8 kbps clock
for BPSK encoder use, but it is not possible for microcontroller 80C32. We can use a
microcontroller which can directly generate 50% duty cycle clock or a microcontroller
which can generate a 76.8 kbps clock to solve this problem. This is not a big problem.
Another problem is with MSK demodulation, only 2.4 kbps and 4.8 kbps
bit rate can be successfully demodulated, but they are not robust enough. The key
point here is to find or built a noncoherent robust FSK demodulator. NE564 which
we used in our system is what we can find to most suit for our system, but it still can
not give us satisfactory results.
Overall, we have meet many problem in our system realization and we have
solve most of them. For QPSK, OQPSK and BPSK, the MODEM/CODEC can
successfully operate at bit rate 1.2 kbps, 2.4 kbps, 4.8 kbps ar_d 9.6 kbps. For MSK,
transmitter is well working, there is a problem with the demodulator under some bit
rates.
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Chapter 2
MODEM/CODEC THEORY
2.1 MODEM Theory
For satellite communication, due to the nonlinear amplification of the TWTA
and limited bandwidth allocation, the most efficient MODEM technique is the PSK
with coherent detection. It has the desirable characteristic that the transmitted signal
has a constant envelope with the information in the carrier phase transitions. Thus it
is the least susceptible to the nonlinear amplification. It also has a higher bandwidth
efficiency than the FSK even though the FSK is a constant envelope modulation too.
BPSK (Binary Phase Shift Keying), QPSK (Quadrature Phase Shift Keying)
and OQPSK (Offset QPSK) are most often used PSK variations for satellite modems
[4]-[8]. MSK (Minimum Shift Keying), which can be considered as an OQPSK with
sinusoidal pulse shaping, was developed in recent years [9][11][12].
2.1.1 BPSK (Binary Phase Shift Keying)
BPSK is a binary signaling scheme where the phase of the carrier changes
between two values separated by 180 ° with each new binary digit. Hence, two signals
sl(t) and s2(t) are employed to represent the binary digits 1 and 0, as follows
sl(t) = Acos(2rfJ +0), (k- 1)T < t < kT (2.1)
ll
s2(t)=Acos(2_rfct+O+_r)=-Acos(2_rf_t+O), (k--1)T<t <kT (2.2)
or simply as
s(t) = dk(t)A cos(2rfct + 8) (2.3)
where fc is the carrier frequency, 0 is the initial phase of the carrier, A is the car-
rier amplitude, T is the bit duration, and dk(t) is the binary data stream, dk(t) =
{do.d1, d2, ...... }, consisting of bipolar pulses; that is, the values of dk are +1 or -1,
representing binary one and zero, respectively. The power spectral density of BPSK
is shown in Figure 2.7.
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Figure 2.1: Generalized quadrature modulator.
Fiqure 2.1 shows the generalized quadrature modulator which is applicable
for BPSK, QPSK and OQPSK. For BPSK the baseband generator is not needed, and
only the upper half of the modulator is required.
Figure 2.2 shows the generalized quadrature demodulator which is applicable
for BPSK, QPSK and OQPSK. BPSK does not need the lower half of the circuit and
combiner. The input signal is dk(t)Acos2rfct. The carrier recovery circuit detects
and regenerates a carrier signal that is both frequency and phase coherent with the
original transmit carrier. The output of the mixer is the product of the two inputs
(the BPSK signal and the recovered carrier). The low-pass filter (LPF) separates the
recovered binary data from the complex demodulated spectrum. The demodulation
process is as follows:
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Figure 2.2: Generalized quadrature demodulator.
Multiplier output = [dk( t )A cos2rfct] (cos27rfct)
= _dk(t) + _dk(t)cos2(2:fc)t
After low-pass filter, the second component is filtered out. So we obtain
Data output = A dk(t)
which is proportional to the original data stream we have transmitted.
(2.4)
2.1.2 QPSK (Quadrature Phase Shift Keying)
QPSK is an M-ary_encoding technique where M=4. Figure 2.3 illustrates
the partitioning of a typical data stream for QPSK. Figure 2.3(a) shows the original
data stream dk(t) = {do, dl,d2,d3, ...... } consisting of bipolar pulses. This data
stream is divided into two bit streams: (1) the in-phase stream dr(t) for I channel,
(2) the quadrature stream dQ(t) for Q channel. This is illustrated in Figure 2.3(b).
d1(t) ={do, d2,d,, ...... } (even) (2.5)
dQ(t)= <d,,d3,ds,...... } (odd)
Note that d1(t) and dQ(t) have haft the bit rate of dk(t). A convenient orthogonal
realization of a QPSK waveform, s(t), is achieved by modulating the in-phase and
quadrature data streams onto a cosine and a sine carriers, as follows:
_22 vzAs(t) = dl(t)cos2rf_t + ----_do(t)sin27rfct (2.6)
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Using the trigonometric identities, Equation (2.6) can also be written as
s(t) = a cos [27rf# + 0(t)] (2.7)
The value of O(t) will correspond to one of the four possible combinations of dr(t)
and dQ(t) in Equation (2.6). These values are: O(t) = +45 °, or +135 °.
The power spectral density for QPSK is given by [4]
(sin 2rfT'_ 2 (2.8)
G(f) = 2PT \- -_f-_ ] ,
where P is the average power in the modulated waveform, as shown in Figure 2.7.
The block diagram of a QPSK modulator is shown in the Figure 2.1. The
baseband generator is a serial to parallel converter that is used to split data stream
dk(t) into d1(t) and dQ(t). The in-phase stream dr(t) modulates the cosine function.
This produces a BPSK waveform. Similarly, the quadrature stream dQ(t) modu-
lates the sine function, yielding a BPSK waveform orthogonal to the cosine function.
The summation of these two orthogonal components of the carrier yields the QPSK
waveform.
The block diagram of a QPSK receiver is shown in Figure 2.2. The input
signal is directed to the I channel, Q channel and the carrier recovery circuit. The
detector here is a integrate-dump circuit (or Matched filter). The QPSK signal is
demodulated in the I and Q channels, which generate the original I and Q data
streams.
The incoming QPSK signal can be seen from Equation (2.6) as
s(t) = Ad1(t)cos27rf_t + AdQ(t)sin2rf_t (2.9)
For I channel, recovered carrier is cos 2rfct, so the output of I channel is
Io,,t = [Adi( t ) cos 27r fct + AdQ( t )sin 2r fct] cos 2r fct
(2.10)
= Adz(t ) + -_dz(t)cos2(27rf_)t + AdQ(t)sin2(2_rfc)t
after LPF, second and third components are filtered out. So
lo_,t = Adz(t).
_, I :J
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Figure 2.3: (a) input data stream, (b) QPSK data stream,
(c) OQPSK data stream.
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For Q channel, recovered carrier is sin 2rfct, so_e output of Q channel is
Qo,, = [Adt(t) cos 27r f_t + AdQ(t) sin 2_r f_t] sin 2r f_t
= -_dl(t)sin 2(27rf_)t + -_dQ(t) - -_dQ(t)cos 2(2_'f_)t
(2.11)
after LPF, first and third components are filtered out. So
Qo., = AaQ(t).
The output of I and Q channels are fed to the bit combining circuit, where they are
converted from parallel I and Q data channels to a single binary output data stream
15
2.1.3 OQPSK (Offset QPSK)
OQPSk signaling can also be represented by Equations (2.6) or (2.7); the
difference between the two modulation schemes, QPSK and OQPSK, is only in the
alignment of the two baseband waveforms. In QPSK, the odd and even pulse streams
are both synchronously aligned. In OQPSK, there is the same data stream partition-
ing and orthogonal transmission; the difference is that the timing of the pulse stream
d1(t) and dQ(t) is shifted such that the alignment of the two streams is offset by T.
Figure 2.3(c) illustrates this offset.
In QPSK, due to the alignment of dr(t) and dQ(t), the phase change of the
carrier during any 2T interval can be any one of the four phases 0 °, -t-90 ° and 180 °.
Figure 2.4(a) shows a typical QPSK waveform for the sample sequence dr(t) and dQ(t)
shown in Figure 2.3(b).
If a QPSK modulated signal undergoes filtering to reduce the spectral side-
lobes, the resulting waveform will not longer have a constant envelope and in fact the
occasional 180 ° phase shifts will cause the envelope to go to zero momentarily. When
these signals are used in satellite channels employing highly nonlinear amplifiers, the
constant envelope will tend to be restored. However, at the same time, all of the
undesirable frequency side-lobes, which can interfere with nearby channels and other
communication syste[ns, are also restored.
_--d0- ,_ - -,----[-_, - -,_ - ,----_
i t ! [ , I tt
_-----d, - 1----------_1,_ - -1-'-+-'_s- _,-'-"-";-_, " '---_I
h A _A AA A _ A /
'"'IV VJ v _ v vv v '
0 2T 4T 6T 81"
(a) QPSK
- d 2 , I _i 4 - I d 5 ',_o I----=-H--_- - ', - ---+----- 1_
I I I I I I ',
II I I I ,
'"'IVU/ v _ vv v '
0 T 2T 3T 4T ST 6T 7"I"
(b| OQPSK
Figure 2.4: (a) QPSK and (b) OQPSK waveforms.
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In OQPSK, the pulse streams dr(t) and dQ(t) are staggered and thus do
not change states simultaneously. The possibility of the carrier changing phase by
180 ° is eliminated, since only one component can make a transition at one time.
Changes are limited to 0 and -4-90° every T seconds. Fiqure 2.4(b) shows a typical
OQPSK waveform for the sample sequence in Figure 2.3(c). When an OQPSK signal
undergoes bandlimiting, the resulting intersymbol interference causes the envelope to
droop slightly in the region of 4-90 ° phase transition, but since the phase transition:_
of 180 ° have been avoided in OQPSK, the envelope will not go to zero as it does with
QPSK.
OQPSK can be used the same block diagram of Figure 2.1 and Figure 2.2
to be accomplished. The baseband generator of Figure 2.1 consists of a serial to
parallel converter followed by a Q channel delay of T, and a delay of T in Figure 2.2
is needed after the detector in the I channel. Furthermore, the power spectral density
of OQPSK is identical to that of QPSK.
2.1.4 MSK (Minimum Shift Keying)
MSK can be though of as a special case of OQPSK with sinusoidal pulse
weighting [9][11][12]. Consider the OQPSK signal, with the bit streams offset as shown
in Figure 2.3(c). If sinusoidal pulses are employed instead of rectangular shapes, the
modified signal can be defined as MSK and equals
7rt . rt
s(t) = d1(t)cos(-_)cos27rfct + dQ(t)sm(-_)sin2rfct (2.12)
Figure 2.5 shows the various components of the MSK signal defined by Equation
(2.12).The waveform in Figure 2.5(e) can be better understood if we use a trigono-
metric identity to rewrite Equation (2.12) as
_rt
s(t) = cos(27rf_t + bk(t)-_--_ + Ck) (2.13)
bk(t) = -d,(t)dQ(t)
where
(2.14)
and ek is the initial phase.
41 d3 d_ 4;
_ci
141
Figure 2.5: MSK waveforms.
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From Figure 2.5 and Equation (2.13), we deduce the following properties of
MSK:
(1) the waveform s(t) has constant envelope;
4--
(2) there is phase continuity in the RF carrier at the bit transitions;
(3) the waveform s(t) can be regarded as an FSK waveform with signaling
frequencies:
1 1
L+=f_+4-T ; L-=L-4---T
Therefore, the minimum tone separation requires for MSK modulation is
1
Af = f_+- f__ - 2T (2.15)
which is equal to half the bit rate. Notice that the required tone spacing for MSK is
one-half the spacing, 1
_, required for the noncoherent detection of FSK signals.
The modulation and demodulation block diagrams are shown in Figure 2.6.
In modulation, the serial data stream dk(t) is converted into its even and odd bit
>
Serial/ cos(_t/2T)
Parallel
Convertor sin(_t/2T)
MSK
(a) Modulator
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con(2_ f_) cos(_ t/2T) '_ Data stream
Combiner _=-_
sin(2_fct ) sin(_t/2T) ' _ ' _(t)
t = 2(k+l )T l
(b) Demodulator
Figure 2.6: Block diagrams of MSK (a) modulator, (b) demodulator.
t symbol. Each symbol of dl(t) andstreams, dr(t) and dQ(t), which are staggered
cos(F)do(t ) is then weighted by a sinusoid signal. If the symbol weighting function ,,t
and " ,_tsm(_) are replaced by rectangular shaping functions, MSK becomes Offset
1 symbol and sinusoidal weighting, QPSK results.QPSK. Without staggered by
Because MSK is a quadrature-multiplexed modulation scheme, it can be op-
timally detected by coherently demodulating its in-phase and quadrature components
separately, as shown in Figure 2.6(b).
The power spectral density G(f) for MSK is given by[4]
16PT ( cos27rfT _2C(f) - _ 1 --- 16_21 (2.16)
and shown in Figure 2.7.
The normalized power spectral density ( P=lW ) for BPSK, QPSK, OQPSK
and MSK are sketched in Figure 2.7110]. The one which has wider main-lobe has less
bandwidth efficiency. The one which has higher side-lobes is more susceptible to non-
linearity. Even though QPSK and OQPSK have same power spectral density, OQPSK
19
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Figure 2.7: Normalized power spectral densities for BPSK, QPSK,OQPSK and MSK.
has better immunity to nonlinearity since it does not have 180 ° phase transitions like
QPSK does.
It is seen from Figure 2.7 that the main-lobe bandwidth (null-to-null band-
width) of these modulations are different (T is the bit duration):
For BPSK, BWBPsK = 2.0/T
For MSK, BWMsK = 1.5/T
For QPSK and OQPSK, BWQPSK,OQPSK = 1.0/T
As we can see, the BPSK has poorest bandwidth efficiency and immunity.
The MSK has lower side-lobes than QPSK or OQPSK. This is a consequence of
multiplying the data stream with a sinusoid, yielding more gradual phase transitions.
The more gradual the transition, the faster the spectral tails drop to zero. MSK has
the best immunity, moderate bandwidth efficiency.
All of them have almost the same bit error rate (Ps or BER) at same signal
to noise ratio. That is, for coherent detection[4],
Pb= Q LV-_o J
I (3o
where Q(x) = _ f_ e-u2/2dy, Eb is the bit energy, and -2_ is the double-sided noise
2O
powerspectral density at the receiverinput.
2.2 CODEC Theory
2.2.1 Convolutional Encoder
Convolutional codes have been studied and used for forward error correction
(FEC) in digital communication systems since the 1950's. A convolutional code maps
a number (n) of information bits into a number (m) of single-bit codewords to be
transmitted over the channel, where m>n. The ratio of n/m is referred to the code
rate.
The transformation from information bits to codewords for transmission is
accomplished by a time convolution of the information data with a finite-memory
windowing function commonly referred to as a generating function. In the case of the
rate 1/2 code, two generating functions GO and G 1 are convolved with the information
data stream such that each time a new information data bit is considered, the GO
and G1 generating functions create one output bit or codeword, respectively.
The length of the finite memory of the convolutional generating function is
the constraint length of the code. Figure 2.8 shows the generating functions of the
rate 1/2 and 1/3 codes implemented by the Q0256 convolutional encoder. As the
diagram shows, the memory length of the encoder is that six previous bits plus the
current input bit; thus, this is a constraint length seven code, commonly denoted as
k=7. The generating functions of the convolutional code are identified by denoting
the "taps" of each convoluting function. For the rate 1/2, k=7 code shown in Figure
2.8, the generating functions are denoted as
GO = 1111001 (binary) or GO = 171 (octal)
and
G1 = 1011011 (binary) or G1 = 133 (octal)
This code provides the best error correcting performance of all rate 1/2, k= 7 codes[13] I17].
DATA
INPUT
MOOULO-2 ADOI'_ON
CO (GO . 171 OCTAL)
C2 (G2 = 165 OCTAL]
(RATE li'3 ONLY)
MODULO-2 AD O_('ION
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Figure 2.8: Constraint length seven (k=7) convolutional encoder.
2.2.2 Viterbi Decoder
While the implementation of a convolutional encoder is quite straightfor-
ward as shown in the previous section, the decoding of such a coded data stream
at the receiving node is quite complex. In the late 1960's , Dr. A. J. Viterbi de-
scribed a maximum likelihood decoding technique which greatly reduced the circuit
sophistication of previous approaches. ---
Viterbi decoding consists fundamentally of three processes[17]. The first step
in the decoder process is to generate of a set of correlation measurements, known as
branch metrics, for each m grouping of codewords input from the communication
channel (where m is 2 for rate 1/2 codes). These branch metric values indicate the
correlation between the received codewords and the 2 m possible codeword combina-
tions.
The Viterbi decoder determines the state of the 7-bit memory at the encoder
using a maximum likelihood technique. Once the value of the encoder memory is
determined, the original information is known, since the encoder memory is simply
the information that has been stored in the memory. To determine the encoder
state, the second step in the Viterbi algorithm generates a set of 2 k-l (where k is
IE-I
1E-2
1E-3
1E-.,4
IE-5
IE-6
1E.7
Figure 2.9:Q0256 coding performance.
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the constraint length, i.e., k=7 for the Q0256 algorithms) state metrics which are
measurements of the occurrence probability for each of the 2 k-I possible states as to
the probable path taken to arrive at that particular state. These binary decision are
stored in a path memory.
Step three computes the decoded output data. To do this, the path from
the current state to some point in the finite past is traced back by chaining the binary
decisions stored in the path memory during step 2 from state to state. The effects
caused by noise to the one and only correct results are mitigated as the paths within
the chainback memory converge after some history. The greater the depth of the
chainback process the more likely that the final decoded result is error free. As a
result, higher code rates and constraint lengths require longer chainback depth for
best performance. The chainback memory in the Viterbi decoder traces the history
of the previous states to arrive at the most probable state of the encoder in the past,
and thus determine the transmitted data.
The Q0256 provides coding gain of 5.2 dB for rate 1/2 at 10 -s BER shown
in Figure 2.9117].
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Chapter 3
SYSTEM DESIGN
The goal of this design and development is to produce a programmable
digital coder/decoder and modulator/demodulator to provide flexible data rates and
multiple modulation/demodulation modes. The approach adopted is to use current
VLSI chips from ASIC manufacturers such as Qualcomm and Stanford Telecomm to
simplify needed circuits and get good performance. These VLSI chips can handle wide
range of data rates and are programmable via a microcontroller through assembly
language code.
In this chapter we will discuss some assumptions and constraints, such as
system specifications, system interfaces, selection of IF frequency and system struc-
ture.
3.1 System Specifications
(1). Coder/Decoder (CODEC)
Code Rate: 1/2
Constraint Length: K= 7
CODEC Scheme: convolutional encoder and Viterbi decoder;
differential encoder and differential decoder.
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(2). Modulation/Demodulation (MODEM)
Data Rate: 1,200 bps, 2,400 bps, 4,800 bps, 9,600 bps, 19,200 bps.
MODEM Schemes: BPSK, QPSK, OQPSK, MSK.
(3). Control
One microcontroller (Intel 80C32) controls whole system. It can write or
read control registers of the VLSI chips, communicate with the console display and
provide other control signals. Another microcontroller is used in a digital Phase Lock
Loop (PLL) for proper control and calculation.
(4). Flexibility
The MODEM/CODEC must be easily switched from one modulation mode
to another and from one data rate to another.
(5). Full-Duplex Operation Capability
The terminal can be used as transmitter and receiver simultaneously.
3.2 System Interfaces
(1). Transmitter Interfaces
Tne input of the transmitter interfaces with a Vocoder which can provide
several speech compression modes. The coming data is in serial format and is fed to
the input of the encoder. After encoder the data rate is double, and becomes 2,400
bps, 4,800 bps 9,600 bps 19,200 bps and 38,400 bps. A master clock is created by the
transmitter to synchronize the input data from the vocoder.
The output of the transmitter interfaces with a upconverter. Figure 3.1(a)
shows the transmitter interfaces. The intermediate frequency (IF) signal has following
specifications:
(a). IF signal frequency: fir = 4.8MHz.
(b). IF signal power" PIE : 0-,_20dBm.
(c). Maximum IF bandwidth = 100KHz.
(2). Reveiver Interfaces
The input of the receiver interfaces with two input resources: one is the
downconverter signal (RF input), another is the local oscillator signal (LO input).
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0-20 dBm
Upconverter
(a). Transmiter Interface
Serial _ Downconverter
output data
Clock JLO inpu_t J LO Oscillator
(b). Receiver Interface
Figure 3.1: System interfaces.
The LO frequency signal mixed with RF frequency signal gives the IF frequency
signal. These signals have following specifications:
(a). IF signal frequency: f1F = fnF - fro = 4.8MHz.
(b). Maximum IF bandwidth = 100KHz.
(c). LO signal frequency: fro = 900_1600MHz with a 1.25MHz step.
LO signal power: Pro = 0,-_ +5dBm.
(d). RF signal power: PnF = -30dBm+10dBm.
RF signal frequency: Depending on the downconverter.
The outputs of the receiver are the serial output data and its clock. Figure
3.1(b) shows the receiver interfaces.
3.3 IF Frequency
The selection of IF frequency f_F must satisfy the following two conditions.
(1). In order to make the phase continuous at bit transitions in MSK, the
IF frequency fly (or carrier frequency fc) should be chosen such that lip is integral
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multiple of 1/4T, one-fourth the bit rate[9].
(2). The demodulator's analog signal processing section is running at IF
frequency f1F. If it is much higher than necessary, as a result, board layout becomes
more critical, circuitry becomes very sensitive to component variations and stray
reactances, and the performance parameters of many devices are pushed to the limit.
In our design we chose that the IF frequency f1F equals to 4.8MHz. Ob-
viously, it is the integral multiple of 1/4T and not too high so that we can handle
easily.
3.4 System Structure
(1). Transmitter Section
Figure 3.2(a) shows the block diagram of the transmitter section. The in-
put signal of transmitter comes from previous stage Vocoder. After convolutional
encoding in the chip Q0256 (Qualcomm Inc.), encoded signals are sent to the DDS
chip Q2334 (Qualcomm Inc.) through I channel and Q channel control blocks. Our
design uses the DDS to generate four different modulated signals instead of using
traditional analog-generated method. DDS-generated quadrature signals have signifi-
cant advantages over analog-generated quadrature signals. These include accurate 90
degrees phase shift and amplitude balance over a wide bandwidth, as well as minimal
temperature and aging effect. The digital modulated signals output from chip Q2334
and go through two D/A converters. Then I and Q channel signals are combined
together and go to a bandpass filter and are finally sent to the upconverter.
(2). Receiver Section
Figure 3.2(b) and (c) show the block diagrams of the receiver section. Figure
3.2(b) is for BPSK, QPSK and OQPSK. After mixer the IF signal goes through an
IF amplifier and gains 30,-_50 dB. This signal is directly fed to I and Q channels
and demodulated. Output signals of the multipliers are filtered out high frequency
components and further amplified. Then an A/D converter converts analog signals to
6-bit digital signals which are sent to chip STEL-2110 (Stanford Telecom). The chip
STEL-2110 has three fundamental functions: (1) The bit synchronizer produces the
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clock signals to drive the entire circuit as well as the sampling of the incoming signals.
(2) The optimally integrated I and Q signals are used to derive a feedback signal to
control a digital Phase Lock Loop (PLL) circuit for carrier tracking. This signal is
connected to a microcontroller which is used for calculations and control needed by the
digital PLL. (3) Integrated I and Q channel signals are also provided in soft-decision
output format which is used to facilitate the inclusion of Forward Error Correction
(FEC) using convolutional coding and Viterbi decoding in the system.
Figure 3.2(c) shows the block diagram of MSK. An easier realized, low cost
MSK demodulator is used.
(3). Control Section
The control circuit section can offer three main features in our design. (1).
It can communicate with two input switchs which is used for the selections of mod-
ulation/demodulation modes and bit rates. (2). It produces all kinds of clocks for
properly system operation and coding/decoding. (3) It can be used to write into
or read from the controlregisters of the VLSI chips used in this system for proper
configuration. Besides these, the control circuit also provides a lot of control signals
to whole system.
An important task in this project is to develop the control code to write
into or read from the internal registers of the VLSI chips for proper configuration and
system control.
The control software is required to store in an EPROM at the final step.
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Chapter 4
TRANSMITTER DESIGN
In this chapter we will discuss the design activities which include the modu-
lator design, encoder/decoder, D/A converter and other related designs. We put the
decoder design in this chapter just for easy description.
4.1 Modulator Design
The Qualcomm Q2334 Direct Digital Synthesizer (DDS) is used for the mod-
ulator to support a wide range of modulation types including BPSK, QPSK,OQPSK
and MSK[15][16]. This technique provides fine frequency resolution and phase con-
trol, a broad bandwidth of operation, fast frequency switching, good spurious and
phase noise performance, and the small size and power consumption.
DDS quadrature signals have significant advantages over analog quadrature
signals, including excellent 90 degrees phase shift and amplitude balance over a wide
bandwidth, as well as minimal temperature and aging effects. When DDS interfaces
with a microprocessor, the intent is to make the modulator sufficiently versatile to
allow easy modifications and upgrades.
3O
4.1.1 Q2334 Direct Digital Synthesizer
The Qualcomm Q2334 contains two independent DPS functions controlled
from a single microprocessor interface. This interface provides the control for the
phase and frequency of the generated sine waves as well as controlling the operating
mode of the device. Figure 4.1 shows the internal structure of the Q2334. The
value stored in phase increment register A or B is added to the value in the phase
accumulator once during each clock period of the reference frequency. The resulting
phase value (from 0 to 2_r) is converted to a digitized sine wave value by the sine
lookup function and this digital value is output from the DDS device.
The DDS is able to generate frequencies from 0 Hz to 1/2 the reference
frequency. However, the practical upper limit of the output frequency is about 40%
of the reference frequency. To output a particular frequency, the associated phase
increment value A_ must be loaded into the phase increment registers A or B. The
generated frequency FG and reference frequency (system clock) Fs are related to the
phase increment value/_ by the following equation:
Fc- × A¢ (4.1)
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The frequency resolution is determined by
-Fs (4.2)
Frequency Resolution = 23---_
when Fs=30 MHz, we have the Frequency Resolution = 0.007 Hz.
Table 4.1 gives the register address map for the Q2334.
The Q2334 DDS provides the following modulation features:
(1). External Phase Modulation
External phase modulation operates as an absolute phase adjustment tech-
nique. When using this mode the phase increment value for the unmodulated input
is written into PIRA. The External Phase Modulation Enable (EPME) bit in the
SMC register is set to logic 1 to enable this mode. The phase offset determined by
the PM EXT BITs is latched into the DDS function each time the signal PM CLK is
asserted. This PM EXT BIT setting causes a phase offset in 45 degrees increments
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DOS1 REGISTER I DOS2 REGISTER FUNCTION
ADDRESS I ADDRESS
00H 10H Phase Increment A (PIRA) bits 0-7 (LSB)
01H 11H Phase Increment A (PIRA) bits 8-15
02H 12H Phase Increment A (PIRA) b_ 16-23
03H 13H Phase Increment A (PIRA) bits 24-31 (MSB)
04H 141"1 Phase Increment B (PIR8) bits 0-7 (LSB}
OSH 15H Phase Increment B (PIRB) bits 8-15
06H 16H Phase Increment B (PIRB] bits 6-23
07H 17H Phase Increment B (PIR8] bits 24-31 (MSB)
08H 18H Synchronous Mode Control (SMC)
09H 19H Resarved
0AH 1AH Asynchronous Mode Contro_ (AMC)
08H 1BH Reserved
0CH 1CH Accumulator Reset Register (ARR]
00H I OH Reserved
0EH 1EH Asynchronous Hop CIoc_ (AHC)
0FH 1FH Reserved
Table 4.1:Q2334 interface register address map.
as indicated in Table 4.2 without affecting the operation of the phase accumulator.
Using this method we designed the BPSK, QPSK and OQPSK.
(2). Frequency Modulation
Frequency modulation is achieved by using the frequency multiplexer func-
tion that selects which PIR register (A or B) is used for accumulation in the phase
accumulator function. External Multiplexer Enable (EME) bit in the SMC register
is set to logic 1 to enable this mode. The signal EXT MUX controls the selection
PM EXT PM EXT PM EXT ABSOLUTE PHASE
BIT2 BIT1 BIT0 OFFSET (degrees)
0 0 0 0
0 0 1 45
0 1 0 90
0 1 1 135
1 0 0 180
1 0 1
1 1 0
1 1 1
225
270
315
Table 4.2: External phase modulation offset setting.
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of the value stored in either PIRA or PIRB and the signal MUX CLK enables the
selection made by the EXT MUX signal. The selection made by the EXT MUX
signal is synchronously activated on the rising edge of the MUX CLK signal. Using
this method we designed the MSK.
(3). Internal Modulation
Internal modulation requires use of the processor interface. By storing the
synthesizer frequency (basic frequency without phase modulation) in the PIRA and
modifying only the most 8 significant bits of the PIRB register, we can obtain a
modulator up to 256 states phase modulation.
4.1.2 Modulator Design
(1). BPSK Modulator design
In this design, the external phase modulation mode and only one half of the
DDS (DDS1) are used. The design steps are as following:
(a). The EPME bit in the SMC1 register (08H) is set to logic 1 to enable
the external phase modulation mode. At same time, we need to disable the second
part of the DDS (DDS2).
(b). The phase increment value A(I) is loaded into the PIRA1 of the DDS1
to generate a unmodulated sine wave whos.cy_frequency is 4.8 MHz. According to
Equation (4.1), and Fs = 30 MHz and FG = 4.8 MHZ;
4.8 × 106
/_¢ - 30 × 10 s × 232 = 28FSC28F (Hex)
We wrote this value/_¢ to the register PIRA1 of the DDS1.
by
(c). From Equation (2.3) the BPSK modulated signal s(t) can be represented
= d,(t) cos(2 Lt)
where d1(t) is the input data stream. When:
dl(t) = 1 (high): s(t) = cos(2_'fct) = sin(2_rfct + 90 °)
I
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Figure 4.2: The modulator circuit for BPSK, QPSK, OQPSK and MSK.
dl(t) = 0 (low): s(t) = cos(2rf_t + 180 °) = sin(2_'f_t + 270 °)
According to the Table 4.2 we can see that when setting PM1 EXT BIT 0 = 0 and
PM1 EXT BIT 1 = 1 the phase offset of the unmodulated sine wave will only depend
on the value of PM1 EXT BIT 2, so that
PM1 EXT BIT 2 = 0: phase offset = 90 °
PM1 EXT BIT 2 = 1: phase offset = 270 °
Figure 4.2 shows the BPSK modulator circuit. There needs an inverter at
pin PM EXT BIT 2 to make I channel coming signal satisfy the phase transition of
the BPSK signal.
Figure 4.3 shows the external control timing. The signal PM CLK comes
from the microcontroller and is used to control the data rate.
(2). QPSK and OQPSK Modulators Design
In QPSK design the external phase modulation mode and two parts of the
DDS are used. The design steps are as following:
(a). The EPME bits in SMC1 (08H) and SMC2 (18H) registers are set to
logic 1 to enable the external phase modulation mode.
(b). The phase increment value AcP is loaded into phase increment registers
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PIRA1 and PIRA2 of the DDS to generate unmodulated sine waves whose frequencies
are equal to 4.8 MHz. According to equation (4.1)
A_ = __Fa × 232 = 28F5C28F (Hex)
Fs
where -Pc = 30MHz, and Fs = 4.8MHz.
(c). From Equation (2.6) the QPSK modulated signal s(t) can be written
by:
s(t) = d,(t)cos(2rf_t) + do(t)sin(2rf_t )
Because the QPSK signal can be represented as the summation of the orthogonal
BPSK signals, we can design I channel and Q channel separately.
I channel: It is identical with the BPSK design, we can use the same
configuration and circuit to accomplish the I channel function of QPSK.
Q channel: when
dQ(t) = 1 (high):
dq(t) = o (low):
sin(2rf_t)
sin(2rfct + 180 °)
According to the Table 4.2 we can see that when setting PM2 EXT BIT 0 = 0 and
PM2 EXT BIT 1 = 0, the phase offset of the unmodulated sine wave of Q channel
will only rely on the value of PM2 EXT BIT 2. So we have
PM2 EXT BIT 2 = 0 (low): phase offset = 0
PM2 EXT BIT 2 = 1 (high): phase offset = 180 °
Figure 4.2 shows the QPSK modulator circuit. QPSK has the same external
control timing as BPSK shown in Figure 4.3.
OQPSK modulator is identical with QPSK modulator except there is a delay
of T, the one half symbol during, at Q channel input signal. A dual D Flip-Flop
(74LS74A) is used to design this delay function.
(3). MSK Modulator Design
In MSK design the frequency multiplexer function and only one half of the
DDS (DDS1) are used. The following is the design steps:
(a). The EME bit in SMC1 register (08H) is set to logic 1 to enable the
external multiplex control. Meanwhile, we need to disable the second part of the
DDS.
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(b). There are two phaseincrement values /k_+ and /k#_ which must be
loaded into phase increment registers PIRA1 and PIRB1 of the DDS1 in MSK.
A¢+ = _ × 232 (4.3)
A¢_ : F_ × 232
1 and -_ is the channel data rate which is doublewhere f+ =fc+_T; f- =fc--_
input data rate because there is an encoder with 1/2 code rate in the system.
With different data rate the A_+ and A¢_ are different. For example,
If -_ = 19200 bps (input data rate = 9600 bps)
f+ = fc + _T = 4804800 Hz
f- = f_ - _T = 4795200 Hz
and
A(I_4. 4804800 × 232 = 29003EEA
- 30000000
A¢_ 47982oo × 232 = 28EB4635
--30000000
If -_ = 9600 bps (input data rate = 4800 bps)
(Hex)
(Hex)
and
by
1 = 4802400 Hzf+= fo+- 
1 = 4797600 Hzf_=fc- 
A_+ 4802400 × 232 : 28FBOOBD (Hex) --
- 30000000
/Xq__ 4797soo x 232 = 28F08463 (He:c)
--30000000
(c). From Equation (2.13) the MSK modulated signal s(1) can be written
( )s(t) = cos 2_rfJ + bk(t)-_ + Ck
where bk(t) = -dr(t)dQ(t), and Ck is an initial phase. From this Equation, we have:
If dr(t) and dQ,(t) are opposite, bk(t) =1 (high)
If dr(t) and dQ(t) are same, bk(t) = --1 (low)
The relationship between d1(t) and dQ(t) is the exclusive-OR function. Practically,
we use an exclusive-OR gate to realize this function.
When the external multiplex control is enable we have the following features
in Q2334 DDS. If the EXT MUX signal is high when the MUT CLK is asserted the
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phaseaccumulator accumulatesphase incrementsfrom the PIRB register. If the
EXT MUX signal is low when the MUX CLK is assertedthe phase accumulator
accumulatesphaseincrementsfrom the PIRA register. Changing the value of the
EXT MUX input thereforecausesthe alternation betweenthe frequency controlled
by the PIRA and the frequencycontrolled by the PIRB. In this way,wehaveto write
the valueof A_+ into register PIRB1 to generate the first frequency and the value of
A__ into register PIRA1 to generate the second frequency, respectively. The output
of the exclusive-OR gate is connected to the pin EXTMUX1. Following above rules,
we have:
dr(t) and dQ(t) are opposite =_ bk(t) = 1 =_ EXTMUX1 = high =:_ PIRB1
di(t) and dQ(t) are same =_ bk(t) = 0 =_ EXTMUX1 = low =_ PIRA1
Figure 4.2 shows this design and Figure 4.3 provides the external control
timing. The signal MUX CLK comes from the microcontroller and is used to control
the data rate.
4.2 Encoder/Decoder Design
The Qualcomm Q0256 is used as encoder and decoder in our design[17]. The
Q0256 provides:
(a). On-chip convolutional encoder/Viterbi decoder, differential encoder/decoder,
and V.35 data scrambler/descrambler.
(b). Processing data at one of four selectable code rates (1/2, 1/3, 3/4 and
7/8).
(c). Built-in synchronization capability for BPSK, QPSK and OQPSK
modems and operating with either 1 bit hard-decision or 3-bit soft-decision.
(d). Two powerful techniques for monitoring synchronization status as well
as performing channel bit error rate measurement.
(e). 5.2 dB coding gain (rate 1/2) at 10 -s BER.
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Figure 4.4: (a). Parallel data mode, (b). Serial data mode.
4.2.1 Parallel and Serial Data Modes
The Q0256 provides two kinds of data modes: "parallel" and "serial", as
shown in Figure 4.4.
The Q0256 encoder produces two encoded bits with code rate 1/2 for each
information input bit. When operating in the parallel data mode these two output
bits are presented at CO and C1 output pins during each period of the channel rate
clock (ENCOUTCLK). In this case, the ENCOUTCLK frequency should be the same
as the frequency of information rate clock (ENCINCLK). Whe_a operating with serial
data mode all encoded bits are provided on the single output pin CO at the period of
the ENOUTCLK signal. In this mode, the ENOUTCLK frequency should be twice
the ENCINCLK frequency.
The Q0256 decoder inputs data in either serial or parallel mode. When
operating in the parallel data mode with code rate 1/2, two input codewords are
provided in the R0 and R1 input pins during each period of the DECINCLK. When
4O
operating in the serial mode, the decoder inputs all encodeddata using only the
R0 input pin. The relationship of the DECINCLK to DECOUTCLK frequencies
is the reciprocal of the relationship of the encoderENCINCLK to ENCOUTCLK
frequencies.
Design rules (coderate 1/2):
(1). Parallel mode (QPSK, OQPSK and MSK)
ENCINCLK = ENCOUTCLK
DECINCLK = DECOUTCLK
(2). Serial mode (BPSK)
2×ENCINCLK = ENCOUTCLK
1×DECINCLK = DECOUTCLK
2
4.2.2 Synchronization Status Monitor Design
The Q0256 can automatically synchronize incoming data streams to the
Viterbi decoder circuit. The synchronization technique is a two-step process.
(1). Detect: The decoder quality state is constantly monitored by using the
"state metric normalization rate" circuit. The designer programs an "in-sync/out-of-
sync" threshold for this internal circuit. The success or failure of this test for each
test period is indicated on output pins 53 (INSYNC) and 52 (OUTOFSYNC).
(2). Correct: The OUTOFSYNC output pin can be directly connected to the
SYNCCHNG input pin. This provides a feedback path between the synchronization
monitor and the synchronization correction circuit. The effects of the out-of-sync
condition can be compensated for either by a timing re-alignment or by permutation
of the decoder input data.
The normalization circuit consists of two counters:
• T counter measures the number of decoded bits.
• N counter measures the number of state metric normalizations.
(1). Design Rules:
(a). The actual number of decoded bits in the normalization teat period
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is
T × 256
(b). The actual number of normalizations allowed is
(4.4)
(N - 1) × 8 + 4 (4.5)
(c). The normalization rate threshold is
(N-I)×8+4
T × 256 (4.6)
where T and N are the two's complement values of the 8-bit numbers loaded into the
T and N counters.
(2). Conditions:
(a). When operating with rate 1/2 coding, a normalization rate threshold
of about 10% will reliably detect a loss of synchronization.
(b). The normalization measurement should detect at least 20-30 normal-
izations before declaring a loss of synchronization.
(3). Design:
(a). Select the number of normalizations to be detected to be approximately
50. So we set:
Because
N=7
(N-l) ×8+4=(7-1)×8+4=52
the binary value which is loaded into N counter is F9 (Hex).
(b). Because the value for the T counter must be approximately ten times
the value in the N counter, we set:
Because
T=2
T × 256 = 2 × 256 = 512
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the binary valuewhich is loadedinto T counter is FE (Hex).
(c). The normalization rate threshold is
52
× 100%= 10.2%
512
It is satisfied the condition (a).
(4). Experiment results:
Through many times of experiments, We found that for different modulation
modes and different bit rates, the values in N counter and T counter vary from the
theoretical values for best system performance. These values are given in the software-
MDCOB. Also, the procedure of loading values into the internal registers of Q0256 is
fixed for proper system operation. The software MDCOB is in consistance with this
fixed procedure.
4.2.3 Monitoring Channel Bit Error Rate (BER)
The on-chip BER monitor circuit consists of two accumulators acting as
counters. One accumulator counts decoder input codewords. Another accumulator
counts codeword errors detected by the on-chip re-encode and compare circuit. The
design steps are as following:
(1). Set BER measurement period register. The loaded value is the two's
complement 24-bit binary value and is multiplied by 1000 to give the actual number
of codewords to be monitored. For example, if the actual number is l0 T, the two's
complement binary value FFD8F0 (Hex) of 104 is loaded into addresses 0CH, 0BH
and 0AH.
(2). When the BER measurement period is completed, the signal BERDONE
(pin 50) goes to high for two periods of DECOUTCLK. It can be used as an interrupt
status bit to microprocessor. The actual measured bit error count is found from the
following formula:
Actual Error count = (register value - 1) × 8
(3). The actual symbol BER is
(4.7)
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the measured error quantity
BER = the number of codewords in the test (4.8)
4.2.4 The Other Considerations
(1). The 3-bit soft-decision values can be fed to the Q0256 decoder inputs
in either sign-magnitude or offset-binary notation. The selection of the input format
is made via the microprocessor interface. We used offset binary format in our design.
(2). Enable the on-chip differential encoder/decoder, and data scrambling/descrambliJ
circuits. This is also made via the microprocessor interface.
(3). The Q0256 processor interface has 4 read registers and 21 write registers.
Carefully setting these registers we can configure the different operating modes for
encoder and decoder.
(4). In our design, there is a mechanism that can interchange the demodu-
lated I-channel data and Q-channel data before these data go into the decoder. This
is because we found that these data need be interchanged for some modulation modes
for proper operation.
4.3 D / A Converter
We selected AD9713 (Analog Devices) as the digital to analog converter[19].
The AD9713 has the following features:
1). 12-bit resolutions
2). TTL-compatible
3). Fast setting
4). 80 MSPS update rate
5). Low power consumption
Figure 4.5 shows the actual circuit that we used in our design for D/A
converter.
(1). Setting the Reference
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Figure 4.5: D / A converter circuit.
We used the internal reference that allows operation with a minimum of
external components in our design. When using the internal reference:
a). PEOUT (pin 20) should be connected to COTLIN (pin 19);
b). COTLOUT (pin 18) should be connected to REIN (pin 17) through as
18 _ resistor;
c). A 0.1 uF capacitor from pin 17 to -Vs (pin 15) improves setting by
decoupling switching noise from the current sink base line;
d). RSET (pin 24) should be connected to ground through a 7.8 Kf_ resister.
This determines the Full-scale current out.
(2). Outputs
.... The switch network controls complementary current outputs Io,,t and Io,,.
The current output can be converted to a voltage output by resistive loading as shows
in Figure 4.5. Both Io,, and Io_, should be loaded equally for best overall performance.
Full-scale output current lout(f S) is determined by
Reference Voltage
x 128 (4.9)
Iou_(FS) = RSET
The internal reference is nominally -1.26 V with a tolerance of 4- 10%, and RSET -=
7.5 K_, so
Io_,t(Fs) : --20.48 mA
The voltage which is developed is the product of the output current and the value of
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the load resistor.
Vo_t(FS)= --20.48 x i0-a x 50 = --1.024 V
The voltage swing will be from 0 to -1.024 V across 50 _ resistor.
(3). Power and Grounding
Maintaining low noise on power supplied and ground is critical for obtaining
optimum results with the AD9713. We separate the analog ground plane with digital
ground plane, and also isolate digital power supply with analog power supply. Figure
4.6 shows this effort.
4.4 Lowpass Filter
Since this is a sampled data system, spectral components will be generated
at all the frequencies nfdk 4-A, where n is an integer, n = 0 gives the carrier frequency,
and the frequencies given by all other values of n are above the Nyquist frequency
(half the sampling frequency). The design is made on the board for an anti-aliasing
(low pass) filter at the output of the combiner to attenuate these spurious signals.
This filter has up to 3 sections (7th. order), and is a pole and zero type (cauer).
Cauer (elliptic) filters are recommended because of their superior characteristics[20].
The maximum cutoff frequency is given by the equation:
A,- fo_, (4.1o)
l+tr
L'--2-" T _
T" _ T 'ot_ T.el u /1 " - L2 T. To T.,.
ANALOG/DIGITAL POWER SEPERATION
Figure 4.6: Power supply.
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wheretr is the transition ratio of the filter. Assumingthat about 1 dB of ripple is
allowablein the passhandand 55-60dB of attenuation is required in the stop-band,
a 7 pole (3 sections)filter havea tr of about 1.17,and the maximum value of fo, t is
folk 30 x 106fo,_t - - 13.9 MHz
1 + 1.17 2.17
where fctk= 30 MHz. Figure 4.7 (a) shows the lowpass filter circuit (50 f/impedance)
and (b) is the frequency response of this lowpass filter.
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Figure 4.7: (a) lowpass filter circuit, (b) frequency response.
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Chapter 5
RECEIVER DESIGN
In this chapter, we will discuss two kinds of demodulator design, one for
BPSK, QPSK and OQPSK, and another for MSK. Figure 3.2(5) and (c) show these
two demodulator block diagrams.
5.1 IF Amplifier and Bandpass Filter
Mainly using the MOTOROLA MC1350 chip, this c!rcuit combines IF am-
plifier and bandpass filter (BPF) together. M-C1350 is a monolithic IF amplifier chip
featuring wide range AGC, nearly constant input and output admittances over the en-
tire AGC range and low reverse transfer admittance[27]. Operating at required center
frequency 4.8 MHz and 3-dB bandwidth 100 KHz, this circuit can realize power gain
about 45 dB (with input = 0.01 v) and has low noise and linear amplifying features.
Figure 5.1 shows this circuit.
There are several points which should be noted:
(1). There are two self-resonant loops in this circuit (C6r, C_, LT and Czl,
T1 with Css' and C_1' micro-adjustment). Theoretically, it should be better to make
both of these two loops resonant at center frequency. In practice, it may be discovered
CT1 and the choke T1 are more sensitive to the center frequency while C6_, C6s and
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Figure 5.1: IF amplifer and BPF.
L7 are more related with the range of 3-dB bandwidth. When this circuit is running
properly, only the loop of C_1 and T1 resonates at center frequency (4.8 MHz). And
increasing the value of C67 or Cos, we will have narrower bandwidth.
(2). T1 is wound with #36 AWG. It's primary winding is about 10-12
turns and secondary winding about 2-3 turns. The number of primary winding turns
determines the center frequency while the number of secondary winding turns is
related with power gain.
(3). All the system parameters are measured with VAGc grounded for max-
imum power gain, The value of VAac has little influence on the center frequency and
3-dB bandwidth.
The frequency response curve of this circuit is shown in Figure 5.2 (VAac
grounded).
5.2 Multiplier, LPF and Amplifier
The chip XR-2208 (EXAlt) is used for the purposes of multiplier, LPF and
amplifier as shown in Figure 5.3. The XR-2208 contains a four quadrant multiplier and
an independent Op Amp[30]. The main features are maximum versatility, excellent
linearity and wide bandwidth.
i 0.68
0.52
O.36
0.20
4700 4750 4800 4850 4900
(b) Frequency response (kHz)
5O
Figure 5.2: The frequency response curve of the IF amplifier and BPF.
5.2.1 Multiplier
The multiplier section of the XR-2208 can be used as a synchronous detector.
There are two input signals:
(1) IF input signal Vx: IF frequency = 4.8 MHz, input power level = 0 dB
(approximately).
(2) Reference signal Vy: a square wave coming from the carrier recovery
I 7NF .5,9K ;t_K
Io .....
Figure 5.3: Multiplier, LPF and amplifier.
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circuit.
The differential output voltageVa, acrossthe pins 1 and 2, is proportional
to the product of voltagesVx andVy appliedto the inputs. The Vd canbeexpressed
a_
where all voltages are in volts and resistors are in Kgt. Rx and Ry are the gain control
resistors for X and Y sections of the multiplier. From above, the gain constant of the
multiplier section K,n can be expressed as
25
Km= -Rx Rv (5.2)
If Rx = 0.4 Kgt and Ry = 3.6 Kgt, we have km= 6.25. The resistors Rx and Ry are
selected so that the circuit can never become saturated.
Now, consider an IF input signal as
Vx(t) = Vx sin(wit + Oi) (5.3)
and the square wave reference signal from the carrier recovery circuit is
4
Vr(t) = Vr _ 7r(2n + 1) sin [(2n + 1)wrt] (5.4)
rtmO
where wi is the IF frequency, wr is th e reference signal frequency and 0i is the phase
in relation to the reference signal.
Multiplying these two terms, using the appropriate trigonometric relation-
ships, gives:
ga(t) = 2K___[E=_0 v_vv cos[(2n + 1)w_t--wit- Oil
, (2n+I) (5.5)
- E. o cost(2n+ 1)w t+ wit+ Oil](2n+1)
If w, is close to wi, the first term (n=0) has a low difference frequency component.
As w_ is driven closer to wi this difference becomes smaller until wr = wi and lock is
achieved. The first term then becomes:
2Km Vx Vv
Va(t) - cos 01
7r
Other terms are of high frequencies and are rejected by the loowpass filter.
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5.2.2 LPF and Amplifier
The equivalent circuit for LPF and amplifier is shown in Figure 5.4.
Figure 5.4: The equivalent circuit for LPF and amplifier.
where R is the internal resistor of the XR-2208, gain K for the amplifier
K - R! , _ -2
R+ P_,,
and
RxR_.
R' = --2.36 Kf_
R+R_.
Let @-3dB cutoff frequency f_,,, of the lowpass filter be 40 KHz (>38.4KHz), so
1
C - - 1700 PF
2_r f _,t R'
We chose 1500 PF,-_1800 PF for C3 and C4. If needed, the amplifier gain can be
increased by changing the resistors R_n and Rf.
5.3 Analog to Digital Converter
After synchronous detection stage, the analog signals from I and Q channels
should be converted to digital signals, which are then fed to the STEL-2110 chip for
further processing. We have known that the maximum inputs from I and Q channels
are 4- 0.5 Vp_p bipolar analog signals, and outputs of STEL-2110 should be digital
signals with offset binary format. The AD9058 (Analog Devices) is selected for the
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Figure 5.5: The analog to digital converter.
purpose of converting the analog signal to the digital signal[19]. It combines two
independent high performance 8-bit analog-to-digital converters (ADCs) on a single
monolithic IC. Analog input range is established by the voltages applied at the voltage
reference inputs (+Vr,I and -Vr,l). The AD9058 can operate from 0V to 2V using the
internal voltage reference, or anywhere between -1V to +2V using external reference.
Figure 5.5 shows the analog-to-digital converter circuit. In our design, the
internal voltage reference was used for reducing the number of external components.
The input range of the ADCs are positive unipolar in this configuration, ranging
from 0V to +2V. The bipolar input signals are buffered, amplified and offset into the
proper input range of the ADC using three low distortion amplifiers such as OP27.
We have: amplifier gain = 2 and offset voltage = 1V.
In this case, the bipolar +0.SV input signals are changed into the unipolar
positive 0V to +2V input signals. The output signal format is binary format (unipo-
lar) with respect to the input signals I--I' and is offset binary format (bipolar) with
respect to the input signals O--O'.
The sampling clock comes from the pin N12 (CVCK) of the STEL-2110chip.
The diode between ground and -Vs is normally reverse biased and is used to prevent
latch-up.
CACK
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AACK
ICAD. OCAD _-
$ 5-_-_ I-ChannelI Integrator
6. _ _ /
DC I
FBI 8-0 9/
FACL
RCLK
RST, TRST -"-!
CSEI-. ESCK
DATA 7-0. ADOR 3-0 -_
CE. RD. WR -_1
_CK _i
IOPT 7-0
Dot & Cross _ OOTP 5-0
Product _ CROP 5-0
8t. " OOPT 7-0
" Pro-Scaler i
I " BCK
BCKA
Controller & Control Registers b. B
• BCKC
I • 255BCKJ
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Figure 5.6: Block diagram of the STEL-2110.
5.4 STEL-2110
5.4.1 STEL-2110 Bit Synchronizer/PSK Demodulator
Figure 5.6 shows the block diagram of the STEL-2110. The STEL-2110 has
three fundamental functions: (a) Bit timing recovery circuit, (b) Carrier tracking
feedback, (c) Integrated I and Q channel output signals[21][22].
(1) Bit timing recovery circuit
The bit synchronizer portion of the STEL-2110 is a digital phase locked
loop which operates by integrating the input signals in both the I and Q channels
over one symbol period. This is done 3 times: in addition to the nominally "on
time" integration, "quarter period early" and "quarter period late" integrations are
also carried out. The difference between the early and late integrations gives an
indication of the timing error, since the averaged difference will be zero when the
timing is correct. This signal is passed into the loop filter which is effectively a
second order filter and then used to drive a numerically controlled oscillator (NCO)
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which produces the clock signals to drive the entire circuit as well as sampling the
incoming signals.
The NCO has 28-bit frequency resolution and is preset to the nominal symbol
frequency at the start-up. The preset data is a 24-bit word and is loaded into the
24 MSBs of the 28-bit accumulator. The data from the loop filter is added to this
word so that the data from the loop filter modifies the 23 LSBs of the 28-bit phase
accumulator.
In our design, this circuit provides the bit timing for all four demodulations.
(2) Carrie tracking feedback circuit
The punctual I and Q signals from the I and Q channel integrator circuits
are processed in the carrier discriminator circuit. The dot and cross produce of the I
and Q signals are first formed, where:
Dot product = I,_ × 1,-1 + Q,, × Q,_-I (5.6)
and
Cross product = I. × Q.-1 - Q. × I._1
both signals are used to form the carrier discriminator functions.
In the automatic frequency control (AFC) mode, this is
for BPSK data:
-Sign (Dot) x Cross
for QPSK data:
-Sign (Dot) × Cross, if l Dot I > I C:oss I
Sign (Cross) x Dot, else
In the phase locked loop (PLL) mode, this is
for BPSK data:
-Sign(I) × Q
for QPSK data:
-Sign (Lot) × Q,.ot, if ] I_ot [ > ]Q,-ot ]
Sign (Q,ot) × Lot, else
where Lot and Q,-ot are the I and Q vectors rotated by 45?.
(5.7)
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In our design, the PLL mode is selected since it is intended for coherent
demodulation in continuous carrier systems. This function is integrated under the
control of the carrier accumulate clock (CACK) to form the discriminator output,
which is available on the 16-bit bus. The 12-bit of them is connected to a digital to
analog converter to drive a loop filter which in turn drives the frequency control of
the local oscillator. This is the method we used to design the carrier recovery circuit
for BPSK, QPSK and OQPSK. For MSK, we used the self-synchronization feature of
MSK to generate the reference carrier signals.
(3) The I and Q channel output signals
The punctually integrated I and Q channel signals are provided as the out-
puts in 8-bit soft-decision format which is used to facilitate the inclusion of forward
error correction using Viterbi deciding in the system. The 8-bit integrated outputs
are represented in offset two's complement format.
5.4.2 Design with STEL-2110
(1) Bit rate control
Addresses 12H, 13H and 14H are the bit rate control register. The 28-bit
NCO is programmed with these 3 bytes, which are loaded into the 24 MSBs of the
28-bit phase increment register. Bit 7 of address 12H is the MSB, and bit 0 of address
14H is the LSB. The formula for Nr, the number programmed in the NCO, is as
follows:
Ar = R_ × S, × Ai (5.8)-
and
where:
N_ = --A_ × 22,t (5.9)
L
N,: 24 bit number Which establishes the nominal A/D sample rate.
f_: NCO input clock frequency f_ = *,l,r,nc_ clo_k (after scaling the inputC,
clock by Ca= 16).
A_: A/D converter clock rate.
Rs: symbol rate of PSK information to be demodulated.
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We set:
for example,
S,: numberof accumulated samples per symbol.
Ai: number of front end accumulator.
fc- 30 Mnz __ 1875000 Hz16
Ss = 4
A_=I
For QPSK, OQPSK and MSK (parallel mode)
R, =1200, 2400, 4800, 9600, 19200 bps
For BPSK (serial mode)
R, =2400, 4800, 9600, 19200, 38400 bps
The N_ has the different value with the different symbol rates. In our design,
if R, =9600 bps
and
AT = 9600 × 4 x 1 = 38400
N, 38400 224
- × = 053E2D (Hez)
1875000
The NCO is not double buffered and will immediately switch to the newly
programmed frequency after any of the bytes are changed. Do not set the 24-bit data
to be 000000H at any time as this will set the NCO output frequency to zero, causing
the entire chip to freeze up, requiring to restart the chip.
(2) Loop gain control
Address llH is the loop gain control register. Figure 5.7 is a simplified block
diagram of the bit timing feedback loop system. The value of the loop constant K is a
function of the chip setup parameters and signal input conditions. The parameters K1
and K2 are controlled by the loop gain control register (llH). For the case, when an
AGC controls the level of the input signal the formula for K can be used as following
K = A × Ai × S, × Td x P_ (5.10)
8xN_xb
where:
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Figure 5.7: Block diagram of the bit timing feedback loop system.
A is defined to be the magnitude of the digitized signal into the bit synchro-
nizer, and this strictly assumes a noiseless input.
Td is the transition density of data. If the phase changed at every symbol
transition, then Ta would be 1.0. In normal operation for a BPSK signal, Td = 0.5;
for a QPSK signal, Td = 0.75.
Pa is the number of discriminator accumulations.
b is the scaling factor used in the pre-accumulator block, so that
b = 1 when Ai =1
b = 2 when Ai =2 or 4
b = 4 when Ai =8 or 16
Figure 5.8 is a graph illustrating a loop which was designed for a bandwidth
(normalized to the data rate) of 1% with K=I. As K increases, the loop gain increases
eventually resulting in loop instability. As K is reduced, the loop gain approaches
a value of about 0.2 %, but stability is maintained. The best region to operate the
feedback loop, from the standpoint of transition response characteristics, is in the
center, where bandwidth and gain are almost linearly related.
The loop bandwidth BL can be determined from the following Table 5.1 and
controlled by varying K1 and K2, given K as computed in equation (5.10).
In our design, with the following parameters:
A = 32 (with 6-bit input) Td = 0.75 (QPSK, OQPSK and MSK)
A_ = 1 Ta = 0.5 (BPSK)
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Figure 5.8: The performance related with loop gain and bandwidth.
KxKI KxK2 B L
lx2 3 1x2 7 0.05
1x2 "4 l x2 -9 0.025
1x2 "s lx2 "1° 0.012
lx2 _ lx2 "12 0.006
lx2 "7 lx2 "v4 0.003
lx2 "8 lx2 "l_ 0.0015
1x2-' lx2 lg 0.0008
Table 5.1: The loop bandwidth with K1 and K2.
6O
+;,B: I tl
0 0 0 0 2 ° 0 0 [ 0 0
0 0 0 1 2: 0 0 0 1 2 .3
0 0 I 0 22 0 0 1 0 2"z
0 0 1 1 2 _ 0 0 1 1 2:
0 1 0 0 24 0 1 0 0 2 °
0 1 0 I 2a 0 I 0 1 2:
0 1 1 0 2 _ 0 1 I 0 21
0 1 1 1 2 TM 0 1 1 1 2 _
1 0 0 0 2 j I 0 0 0 2"
1 0 0 1 Z j 1 0 0 1
1 0 1 0 2 t° 1 0 1 0 2 4
1 0 1 1 2 u 1 0 1 1 2TM
1 1 0 0 2 _ 1 1 0 0 2'
1 1 0 1 2 u 1 I 0 1 2 9
1 1 1 0 2:4 1 1 1 0 2 _°
1 I I 1 2 g I 1 1 I 2 t:
• Default values
Table 5.2: (a) The control factor K1, (b) The control factor K2.
S,=4 b= 1 whenA_=l
P_=I
The N t has different values with different symbol rates R,. If R, = 9600 bps
for QPSK, we-have K = 2 -15:
By setting Kt = 21° (K x Kt = 2 -s) and K2 = 2 s (K × K2 = 2-t°),
the loop bandwidth BL is determined from Table 5.1 to be approximately 1% of the
symbol rate. Then from Table 5.2, we can determine what value will be programmed
into the loop gain control register. For above setting
K1 =21°=_ 1010 or A(Hex)
K2 = 2s=_ 1001 or 9 (Hex)
This value 9AH can be programmed into address llH.
(3) Start up the chip STEL-2110
It is necessary to connect RCLK (reference clock, pin N9) to ESCK (external
sample clock, pin M12) and to set CKSEL (select clock, pin M1) low while loading
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Figure 5.9: Start up the chip STEL-2110.
the NCO data, after power up or after any time the chip is reset with the reset pin
RST, and then CKSEL can be set high as shown in Figure 5.9.
(4) Other considerations
(a) 255BCK signal (pin Nll) is connected directly to CACK (pin D6) and
AACK (pin R1). This signal controls the number of integrations used in the car-
rier tracking discriminator function and the number of integr:xtions used in the lock
detection function.
(b) BCK (pin P8) signal is synchronized to the input signal timing and is
nominally a square wave. It is used as the output data clock. The falling edge of
BCK corresponds to the beginning of a new symbol data period, so that the signal is
low during the first half of the symbol.
(c) DC (pin H12) is connected to a control line which comes from the mi-
crocontroller. A high level on this pin causes the Q channel inputs to be delayed by
one half of a symbol period. This control is intended to enable the chip to be used
for OQPSK and MSK signals.
(d) APSEL (pin C14):
APSEL = 1 (high) for noncoherent AFC to perform carrier tracking
APSEL = 0 (low) for coherent PLL to perform carrier tracking
(e) QCDD (pin E3) and BOVR (pin 914) are connected to a control line
which comes from the microcontroller.
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QCDD and BOVR = 1 (high) for BPSK
QCDD and BOVR = 0 (low) for QPSK, OQPSK and MSK
This setup can improve carrier tracking and the timing discrimination per-
formances.
5.5 Carrier Recovery Circuit for QPSK, OQPSK
and BPSK
We use digital Phase Lock Loop circuit to realize carrier recovery for QPSK,
OQPSK, and BPSK. The block diagram of this carrier recovery circuit is shown in
Figure 3.2.
In the system shown the microcontroller integrats the CARD15_0 signal to
produce the data to program the NCO (in our design, we use DDS to act as that)
which generates the local oscillator signals with variable frequencies. The BCK signal
can be used to interrupt the microcontroller at regular intervals to do this at our low
bit rate.
5.5.1 Digital Phase Lock Loop
We use second order digial ])--hase Lock Loop (PLL) to realize carrier recovery.
Second oder PLL can make both its output signal frequency and phase be locked
with the input signal. There are two loop gains in this second order PLL. The blobk
diagram for this PLL is shown in Figure 5.10.
z--l
The block _ is just the delay associated with one period in the sampling
rate. Integrating the input signal CARD15-0 is also just the addition in digital signal
processing program. The values of the two gains in our digital PLL is much difficult
to calculate. We have successfully set these two values by experience for properly
system operation. The values of these two gains can determine the locking range,
locking speed, and locking stabability. A lot of strength has been put on the correct
selection of thses two parameters.
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Figure 5.10: Digital Phase Lock Loop.
DDS Q2334 is selected as the NCO. It can produce two perfect orthogo-
hal signals which are required. The frequencies and phases of these two signals are
controlled by the microcontroller according to the calculated results of our software
loop filter (second order). After D/A converter, two analog carrier reference signals
are with same frequencies and 90 ° difference phase. Note the phases of these two
reference signals are 45 ° different from that of our demodulator input signal, one is
45 ° ahead and one is 45 ° later.
-YUntil now, the locking range of this digital Phase Lock Loop (PLL) is not
very wide. There is about 50 Hz range for 9.6 kbps bit rate and about 16 Hz range
for 1.2 kbps bit rate. The locking range is mainly related to the bit rate. Because
in our project, the bit rates are low so that the locking range are narrow. We have
tried many ways to improve locking ranges and the above results are what we can get
until now. An automatic frequency control (AFC) is needed in RF stage to reduce
frequency variation in the IF signal.
Because of this narrow locking range, the carrier recovery reference frequency
must be adjusted for different receivers. This is because of the frequency differences
among the crystals, although the difference is relatively small compared with their
own running frequency.
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Figure 5.11: MSK modulation scheme.
The realization of this carrier recovery circuit is one of the most difficult
tasks in this project.
5.6 Msk Demodulator
The circuits for coherent MSK demodulation is given in Chapter 2.1.4. This
demodulation scheme keeps the good bit error rate performance of MSK, but the
circuits employed are hard to implement, expecially in the case of low bit rate data
transmission. For example, in coherent MSK demodulation, the two frequency tones
of Sunde's FSK (square of MSK signal) are so close that it is very difficult to realize the
needed bandpass filter (BPF). An easier noncoherent MSK demodulation scheme is
developed. Compared with the coherent MSK demodulation, the noncoherent MSK
demodulation scheme preserves the good MSK attributes of continuous phase and
spectral efficiency, dramatically simplifies the demodulator at some expense of BER
performance degradation.
MSK can be viewed either as an OQPSK signal with sinusoidal pulse weight-
ing or as a continuous phase FSK (CPFSK) signal with a frequency separation equal
to one-half the bit-rate [32]. An MSK modulation scheme in the form of CPFSK
signal with modulation index equM to 0.5 is shown in Figure 5.11.
That MSK can be viewed as CPFSK also gives us the idea to demodulate
MSK signal noncoherently. After that, a post-detection circuit must be added to
restore original baseband signal. The related block diagram is show in Figure 5.12.
The operation principle of this part is based on the following observation:
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Figure 5.12: MSK demodulation scheme.
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Figure 5.13: An example showing MSK baseband waveforms relations.
suppose, in first bit period, d'i(t) is arbitrarily decided (we can do this because
differential coder is used). In the second bit period, d't(t) still keeps its value in the
first bit period. According to the relationship between b'K(t) and d'1(t) and d'o(t)
(e.g., b'K(t)=-d'r(t)d'o(t)), the value of d'Q(t)in the second bit period can be decided
from the known values of b'K(t) and d't(t). Similarly, in the third bit period, d'Q(t)
keeps its value in the second bit period and then d'1(t) can be decided. The decision
rule for the following bit periods is the same. An example for this is shown in Figure
5.13.
A simple circuit for this post-decision part according to above decision rule
is shown in Figure 5.14.
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Figure 5.14: MSK post-detection circuit.
Compared with coherent and differentially coherent MSK demodulation,
the bit error rate performance of the noncoherent MSK demodulation developed here
is about 4 dB worse than the former and about 2 dB worse than the later [31].
But, in low bit rate communications systems, where the transmitted bit energy is
relatively much larger than that in high bit rate systems, this loss in power efficiency
is tolerable. In the meantime, the other attributes of MSK, such as constant envelope
with continuous phase, good spectral efficiency are perserved in this easily realized
demodulator because they do not rely on which demodulation scheme is used.
In our project, the key point to use this scheme is to findout good noncoher-
ent FSK demodulator. There are several such kind of VLSI demodulator available,
but only NE564 is barely suitable for our application. Because the bit rate is too low
in our application, the frequency deviation is very small. Thus, the output signal is
very weak. To solve this problem, we first decrease the IF frequency of the received
modulated signal from 4.8 MHz to 30 KHz by multiplexing this IF frequency by a
local oscillator which has a 4770 KHz frequency. This local oscillator can be replaced
by the DDS in the receiver because at this time it is free from the carrier recovery
circuit for QPSK, etc..
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Using this method, wehave successfullyget the final demodulatedand de-
codedcorrect result for bit rate 2.4 kbps and 4.8 kbps. But a problem exists. The
MSK domodulator is not robust enough that each time when the system operates,
weget to trim the related capacitor to get a correct result. For the other three bit
rates, we still can not succeed. Also, becausethis is an analog circuit instead of a
digital one,when wechangebit rate, we haveto changemany related capacitors for
proper system operation. It would be much better if we can usea digital circuit
to demodulate MSK signal, but VLSI chips for suchkind of digital circuit are not
availablein the market yet.
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Chapter 6
CONTROL CIRCUITS DESIGN
In this chapter we will focus our attention on: (1) serial port communication;
(2) the variable bit rate control; (3) configurations and control. But first we will
introduce Intel 80C32 microcontroller briefly[18].
6.1 Intel 80C32 Microcontroller
In our design an Intel 80C32 microcontroller controls the whole system us-
ing a monitor program contained in EPROM on the board. Figure 6.1 shows the
architectural block diagram of 80C32 microcontroller.
The major features of 80C32 are:
1) S-bit CPU
2) 32 I/O lines (4 I/O ports)
3) Three 16-bit timer/counter
4) Six-source interrupts with two priority levels
5) Full duplex serial port
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Figure 6.1: Intel 80C32 architectural block diagram.
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6.2 Variable Bit Rate Control
The Timer 2 is employed to realize the variable bit rate control in modulating
process. It is configured in auto-reloaded mode. The data rate R which equals to the
interrupt control rate is determined by the Timer 2 overflow rate.
R = (bits of a symbol) ×
Oscillator Frequency
12 x [65536 - (RCAP2)]
(6.1)
Where RCAP2 is the register pair (RCAP2H, RCAP2L) for the Timer 2 "auto-
reloaded mode".
Because there is a delay of T period in the Q channel of OQPSK and MSK,
the phase transition occurs every T seconds, not 2T seconds like QPSK does. This can
be seen from Figure 2.4. The OQPSK and MSK have the same formula to calculate
the value of RCAP2.
For BPSK, OQPSK and MSK
R = Oscillator Frequency (6.2)
12 × [65536 - (RCAP2)]
For QPSK
Oscillator Frequency
R=2×
12 x [65536- (REAP2)]
For example, if R=19200 bps (input data rate=9600 bps):
For BPSK, OQPSK and MSK
(6.3)
19200 =
11.0592 × 106
12 x [65536- (RCAP2)]
get
RCAP2 = 65536 -
11.0592 x 106
12 x 19200
= FFDO (Hex)
For QPSK
19200 = 2 ×
11.0592 × 106
12 x [65536 - (RCAP2)]
get
2 × 11.0592 × 106
RCAP2 = 65536 - = FFAO (Hex)
12 x 19200
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With different the data rate R and modulation schemes there are different values of
RCAP2 which must be preset by software.
In our design we have developed an interrupt service routine T2_INT. It is
used to precisely time writes to the DDS Q2334 chip to run the various modulations.
Wherever the service routine T2_INT is entered, two control signals are generated.
One is used to control PM1 CLK, PM2 CLK and MUX CLK pins of the Q2334.
Another is used as the delay clock for the delay circuit of OQPSK and MSK. Following
is the design steps:
(1) Enable Timer 2 interrupt with the highest priority.
(2) Loade the appropriate value into register pair RCAP2 in Timer 2 with
different data and modulation schemes.
(3) As long as Timer 2 is overflowed, when running the system, it set up the
interrupt flag automatically.
(4) When CPU responses this requirement, it goes to the interrupt service
routine T2_INT. The routine first clears the Timer 2 interrupt flag, and then generates
two control signals.
6.3 Configuration and Control
Once a particular modulation/demodulation scheme is chosen the control
software goes into the subroutines to configure that scheme.
6.3.1 BPSK
(1) Set up the registers of the Q2334
(a) Calculate what will be put into Q2334 registers for carrier frequency,
and load the results into phase increment registers PIRA1 (00H-03H) of the DDS1.
(b) Set up SMC1 register (0BH) of the DDS1 to enable the external phase
modulation function.
(c) Set up AMC1 register (0AH) of the DDS1 to enable the on-chip Noise
Reduction Circuit (NRC) function, determine the D/A converter output bits function
72
and output data format.
(d) Clear the registersof the second part of the DDS and the accumulators.
(2) Set up the registers of the Q0256
Encoder Function:
(a) Set up the encoder control register 1 (06H) to select encoder in serial
data output mode and code rate 1/2.
(b) Set up the encoder control register 2 (07H) to enable differential encoder
and the V.35 data scrambler.
Decoder Function:
(a) Set up the decoder control register 1 (02H) to select the decoder in serial
data input mode and code rate 1/2.
(b) Set up the decoder control register 2 (03H) to accept offset-binary for-
mat data mode in soft-decision input at R0, the differential decoder and V.35 data
descrambler.
(c) Set up the decoder control register 3 (04H) to choose the Viterbi decoder
algorithm use a minimum chainback path depth of 96 states or 48 states.
(d) Set up T register (08H) and N register (09H).
(e) Set up BER period input registers (0AH-0CH).
(f) Set up the reserved write registers 15H and 16H to 0.
(3) Set up the registers of the STEL-2110
(a) Set up the bit rate control registers (12H-14H) to establish the nominal
A/D sample rate according to different the data rate.
(b) Set up the loop gain control register (llH) to select the proper K1 and
K2 which relate loop gain to loop bandwidth.
(c) Set up timing control register (01H) to select the number of samples per
symbol, control factor Pa, the clock frequency pre-scale factor and pre-accumulation
control factor.
(d) Set up mode control register (17H) to store various control parameters
as shown: input data format control, loop filter input control, coherent DPSK enable,
freeze data control, loop offset control and software rest.
(4) Set up the control lines
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6.3.2 QPSK and OQPSK
(1) Set up the registers of the Q2334
(a) Calculate what will be write into Q2334 registers for carrier frequency,
and load the results into phase increment register PIRA1 (00H-03H) and PIRA2
(10H-13H).
(b) Set up SMC1 (08H) and SMC2 (18H) registers to enable the external
phase modulation function.
(c) Set up AMC1 (0AH) and AMC2 (1AH) registers to enable the on-chip
NRC function, determine the A/D converter output bits and output data format.
(d) Clear the accumulators.
(2) Set up the registers of the Q0256
Encoder Function:
(a) Set up the encoder control register 1 (06H) to select encoder in parallel
data output mode and code rate 1/2.
(b) Set up the encoder control register 2 (07H), same as BPSK.
Decoder Function:
(a) Set up the decoder control register 1 (02H) to select the decoder in paral-
lel data input , and code rate 1/2. Meanwhile, set bit 1 = 0 to make synchronization
circuit adjust for phase ambiguities of QPSK demodulator; set bit 1 = 1 to make
synchronization circuit adjust for phase ambiguities of OQPSK demodulator.
(b) Set up the decoder control register 2 (03H) to accept offset-binary format
data mode in soft-decision input at R0 and R1, enable phase ambiguity automatic
synchronization for QPSK and OQPSK, the differential decoder and the V.35 data
descrambler.
(c) Set up the decoder control register 3 (04H), same as BPSK.
(d) Set up T register (08H) and N register (09H), same as BPSK.
(e) Set up BER period input registers (0AH-0CH), same as BPSK.
(f) Set up the reserved registers 15H and 16H to 0.
(3) Set up the registers of the STEL-2110
(a) Set up the bit rate control registers (12H-14H) to establish the nominal
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A/D sample rate for QPSK and OQPSK according to different the data rate.
(b) Set up the loop gain control register (llH) to select the proper Ka and
K2 for QPSK and OQPSK.
(c) Set up timing control register (01H), same as BPSK.
(d) Set up mode control register (17H), same as BPSK.
6.3.3 MSK
(1) Set up the registers of the Q2334
(a) Calculate what will be write into the Q2334 registers for frequencies
fc+ = fc + _T and f__ = f_ - A_ and load the results into phase increment registers4T'
PIRA1 (00H-03H) and PIRB1 (04H-07H) of the DDS1.
(b) Set up SMC1 (08H) register of the DDS1 to enable the external multiplex
control function.
(c) Set up AMC1 (0AH) register of the DDS1 to enable the 0n-chip NRC-
function, determine the D/A converter output bits and output data format.
(d) Clear the registers of the second part of the DDS and the accumulators.
(2) Set up the registers of the Q0256
Same as the OQPSK registers set up.
(3) Set up the registers of the STEL-2110
Same as the OQPSK registers set up.
(4) Set up control lines
6.4 Control Software
This software is designed to control the programmable small terminal for
satellite communication system. -It is entirely written in 8051 assembler language
using Intel MCS-51 conventions. In general, high-level and system startup routines
are located near the start of this program. Interrupt service routines and canned
messages to the user are located at the end. Timer 1 is used to generate the serial
baud rate. Timer 2 is used to time writes to the Q2334 DDS for controlling data rate.
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(1) Software copy
When setting up the configurations from the console (terminal) the screen
will display the contents of the registers of the three chips (Q2334, Q0256 and STEL-
2110), and a menu of options for the user. Since these registers are "write only", what
is actually displayed is a software copy of what was last written to the chips. The
method is that we open the data block for each chips at the internal data memory
of the 80C32. The space is equal to the number of registers of each chips. Whenever
we write the control code into the registers of the chips, we also write the same code
into the internal RAM (called for software copy). After that, when we want to know
what was last written to the chips, we can simply read these control codes from their
software copies.
(2) Internal and external data memory maps
Figure 6.2(a) shows the internal data memory map of the 80C32, and Figure
6.2(b) shows the external data memory map. This kind of partition of data memory
can accomplish two functions:
1) use bit 5,,_bit 7 (3 bits) to select the chip which we want to access.
2) use bit 0,-,bit 4 (5 bits) to get the correct register for the selected chip.
(3) Flowcharts
Figure 6.3(a) is the main flowchart,
Figure 6.3(b) for QPSK,
Figure 6.3(c) for OQPSK,
Figure 6.3(d) for MSK,
Figure 6.3(e) for BPSK.
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(b) External Memory Map
Figure 6.2: (a) Internal memory map, (b) External memory map.
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Chapter 7
TEST RESULTS
7.1 Power Spectral Desities Measurement
In this part, we will show test results of the transmitter section. These
test results include all measured power spectral densities of modulated signals, MSK,
QPSK, OQPSK and BPSK under different data rates.
The input data to the transmitter section is from the signal generator
(PM5193, PHILIPS) or the data error analyzer which can generate digital data sig-
nals with different preselected rates. The output signal from the transmitter section
is directly fed to the sprctrum analyzer (7L12, TEKTRONIX).
Test conditions of the spectrum analyzer.
rates.
Center Frequency:
Resolution Bandwidth:
Video Bandwidth:
Y Scale: Log.
4.8 MHz
300Hz
3Hz
10dB/div
X Scale and Frequency Span are related to modulation schemes and data
(1) MSK
Figure 7.1 shows measured power spectral densities of modulated signals
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MSK under different data rates. From Figure 7.1 we can clearly seethat there are
different X Scales(frequency/division) with different data rates. This is because
with different data rates the main-lobe bandwidth (null-to-null bandwidth) of MSK
is different, and equal to
1.5
BWMsK = _ = 1.5 x R
T
where T is the bit duration after encoding (R=I/T). Also, we notice that spectral
densities of MSK have the wider main-lobe and the lower side-lobes.
(a) Data rate = 19200 bps
The main-lobe bandwidth for this test should be
BWMSK -- 1.5 × 19.2 x 2 = 57.6 KHz
Set the spectrum analyzer:
Frequency Span: 200KHz
X Scale: 20KHz/div
The power spectral density for this test is shown in Figure 7.1(a).
(b) Data rate = 9600 bps
The main-lobe bandwidth for this test should be BWMsK = 28.8 KHz
Set the spectrum analyzer:
Frequency Span: 100KHz
X Scale: 10KHz/div
The power spectral density for this test is shown in Figure 7.1(b).
(c) Data rate = 4800 bps
The main-lobe bandwidth for this test should be BWMsK = 14.4 KHz
Set the spectrum analyzer:
Frequency Span: 50KHz
X Scale: 5KHz/div
The power spectral density for this test is shown in Figure 7.1(c).
(d) Data rate = 2400 bps
The main-lobe bandwidth for this test should be BI'_MsK = 7.2 KHz
Set the spectrum analyzer:
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FrequencySpan: 20KHz
X Scale: 2KHz/div
The powerspectral density for this test is shownin Figure 7.1(d).
(e) Data rate = 1200bps
The main-lobebandwidth for this test should be BWMsK ---- 3.6 KHz
Set the spectrum analyzer:
Frequency Span: 10KHz
X Scale: 1KHz/div
The power spectral density for this test is shown in Figure 7.1(e).
(2) QPSK and OQPSK
Figure 7.2 shows measured power spectral densities of modulated signals
QPSK and OQPSK under different data rates. From Figure 7.2, we can see that
there are different X Scales with different data rates. The main-lobe bandwidth of
QPSK and OQPSK is equal to
BWqpsK -
1.0
-1.0xR
T
Also, we notice that spectral densities of QPSK and OQPSK have the narrower main-
lobe and higher side-lobes than that of MSK.
(a) Data rate = 19200 bps
The main-lobe bandwidth for this test should be
BWMsK : 1.0 × 19.2 × 2 = 38.4 KHz
Set the spectrum analyzer:
Frequency Span: 200KHz
X Scale: 20KHz/div
The power spectral density for this test is shown in Figure 7.2(a).
(b) Data rate = 9600 bps
The main-lobe bandwidth for this test should be BWMsK = 19.2 KHz
Set the spectrum analyzer:
Frequency Span: 100KHz
X Scale: 10KHz/div
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The power spectral density for this test is shownin Figure 7.2(b).
(c) Data rate = 4800bps
The main-lobe bandwidth for this test shouldbe BWMsK = 9.6 KHz
Set the spectrum analyzer:
Frequency Span: 50KHz
X Scale: 5KHz/div
The power spectral density for this test is shown in Figure 7.2(c).
(d) Data rate = 2400 bps
The main-lobe bandwidth for this test should be BWMsK = 4.8 KHz
Set the spectrum analyzer:
Frequency Span: 20KHz
X Scale: 2KHz/div
The power spectral density for this test is shown in Figure 7.2(d).
(e) Data rate = 1200 bps
The main-lobe bandwidth for this test should be BWMsK -- 2.4 KHz
Set the spectrum analyzer:
Frequency Span: 10KHz
X Scale: 1KHz/div
The power spectral density for this test is shown in Figure 7.2(e).
(3) BPSK
Figure 7.3 shows measured power spectral densities of modulated signals
BPSK under different data rates. From Figure 7.3, we can see that there are different
X Scales with different data rates. The main-lobe bandwidth of BPSK is equal to
2.0
BWQpsK - T - 2.0 × R
Also, we notice that spectral densities of BPSK have the widest main-lobe and the
highest side-lobes in the test.
(a) Data rate = 19200 bps
The main-lobe bandwidth for this test should be
BWMsK : 2.0 × 19.2 × 2 = 76.8 KHz
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Set the spectrum analyzer:
Frequency Span: 200KHz
X Scale: 20KHz/div
The power spectral density for this test is shown in Figure 73(a).
(b) Data rate = 9600 bps
The main-lobe bandwidth for this test should be BWMsK = 38.4 KHz
Set the spectrum analyzer:
Frequency Span: 100KHz
X Scale: 10KHz/div
The power spectral density for this test is shown in Figure 7.3(b).
(c) Data rate = 4800 bps
The main-lobe bandwidth for this test should be BWMsK = 19.2 KHz
Set the spectrum analyzer:
Frequency Span: 50KHz
X Scale: 5KHz/div
The power spectral density for this test is shown in Figure 7.3(c).
(d) Data rate = 2400 bps
The main-lobe bandwidth for this test should be BWMsK = 9.6 KHz
Set the spectrum analyzer:
Frequency Span: 20KHz
X Scale: 2KHz/div
The power spectral density for this test is shown in Figure 7.3(d).
(e) Data rate = 1200 bps
The main-lobe bandwidth for this test should be BWMsK = 4.8 KHz
Set the spectrum analyzer:
Frequency Span: 10KHz
X Scale: ]KHz/div
The power spectral density for this test is shown in Figure 7.3(e).
All above test results in this chapter agree with theoretical predictions very
well[10]. This means that the transmitter section and control section are working
very well, and satisfy reqirements of our design.
87
Center Freq. 4.8 MHz Freq. Span 200 KHz
(a) Data rate = 19200 bps
Center Freq. 4.8 MHz Freq. Span 100 KHz
(b) Data rate = 9600 bps
J J _ I I J 1 I
Center Freq. 4.8 MHz Freq. Span 50 KH.z
(c) Data rate = 4800 bps
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Figure 7.1: Power spectral densities of MSK.
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Figure 7.2: Power spectral densities of QPSK and OQPSK.
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Figure 7.3: Power spectral densities of BPSK.
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For tests of the receiver section, we need several instruments to assist our
BER measurement. First a attenuable noise generator with output power around
-20 dBm and output frequency above 4.8 MHz is needed. Also signal combiner and
power meter are required for our test. Until now, we can not find the needed noise
generator. We will do this part of test in the future once we have it.
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The Design Circuits
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Appendix B
The Firmware (Software) Listing
The firmware (software) listing is attached.
MDCOB.A51
$DATE(03/27/93)
$TITLE(MDCOB.A51, VERSION 2.0, BY DONG WU)
$OBJECT (C: \WU\MDCOB. OBJ)
$ERRORPRINT (C: \WUkMDCOB. ERR)
SPRINT (C :\WUkMDCOB. LST)
$XREF
$NOMOD51
$INCLUDE (REG52.INC)
SEJECT
; Equates and Memory-Mapped I/O Addresses
0
Q2334 BASE EQU 00H
Q0256 BASE EQU 20H
$2110 BASE EQU 40H
CONTROL EQU 60H
;external RAM address of the Q2334 register #0
;external RAM address of the Q0256 register #0
;external RAM address of the STEL 2110 registe
CLOCK BIT P3.0
MISTAKE BIT P3.1
TTI BIT P3.2
SWITCH BIT P3.3
CLOCK1 BIT P3.4
RUN BIT P3.5
;begin the transmission
;indicate the transmitter running
t
DSEG AT 30H ;skip a byte to leave space for the DATA_BITS segmen
Q2334 REGS: DS 8
F TO P: DS 8
TMP : DS 8
FREQ : DS 4
FREQI : DS 4
FREQ2 : DS 4
TTT : DS 2
TST DR: DS 1
STACK: DS 0
$EJECT
;freq. to phase increment conversion factor
;general scratchpad area
;hold the 32-bit value of frequency
;use for MSK
;use for MSK
;currently data rate
;stack starts just above the data area
******************************************************************************
*
; Data Bit Segment (Internal RAM)
******************************************************************************
BSEG AT 0 ;position DATA-BITS segment at address
INI: DBIT 1 ;initial flag
FLAG: DBIT 1 ;general use flag
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FLAG1: DBIT 1
SEJECT ;indicates the bit rate low or high
; Define the Interrupt Vectors
******************************************************************************
CSEG ;select the code segment
ORG RESET
LJMP START ;system reset
ORG EXTI0
RETI ;external interrup 0, not used
ORG TIMER0
RETI ;timer 0 interrupt, not used
ORG EXTII
RETI ;external interrupt i, not used
ORG TIMER1
RETI ;timer 1 interrupt, not used
ORG SINT
RETI
ORG TIMER2
LJMP T2 INT ;timer 2 interrupt
SEJECT
******************************************************************************
; FUNCTION: START
;DESCRIPTION: This is the reset routine that is entered on power-up and
; whenever the reset butten is pushed.
START : CLR RUN
CLR MISTAKE
MOV IE,#00H
MOV SP,#STACK
MOV PSW,#00H
LCALL INIT Q2334
LCALL INIT $2110
MOV TST DR, #00H
MOV IP,#00H
SETB PT2
MOV T2CON,#00H
;ensure that all interrupt are disabled
;initialize the stack
;use reg. bank 0 throughout this program
;initialize registers of Q2334 chip
;initialize registers of STEL 2110A chip
;data rate=0
;make all interrupt low priority
;except timer2 it has highest priorty
;set up timer2, but don't start it running
CLR TR2
SETB ET2
SETB EA
;enable its interrupt
MOV FREQ, #00H ;set up f=4.8 MHZ in FREQ+0--FREQ+3
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MOV
MOV
MOV
MOV
MOV
MOV
MOV
MOV
WWWI: NOP
NOP
JNB
CLR
NOP
NOP
MOV
JZ
MOV
FREQ+I,#3EH
FREQ+2,#49H
FREQ+3,#00H
F TOP+4,#00H
F TOP+3,#8FH
F TOP+2,#2AH
F TOP+I,#63H
F TOP+0,#39H
SWITCH,WWWI
TTI
A,PI
WWW3
RI, #00H
WWW2: INC R1
MOV R0,A
ANL A,#01H
JNZ WWW4
MOV A,R0
RR A
SJMP WWW2
WWW3: MOV
WWW4: MOV
RL
RL
MOV
JMP
JMPTBL: LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
RI,#OOH
A,RI
A
A
DPTR, #JMPTBL
@A+DPTR
M LOOP
QPSK TEST
OQPSK_TEST
MSK TEST
BPSK TEST
WWW: SETB TR2
WWWW: NOP
NOP
SJMP
SEJECT
M LOOP: SETB
W-WWS: NOP
NOP
JB
CLR
WWWW
MISTAKE
SWITCH,WWW5
MISTAKE
;f:4.8MHZ=00493E00H
;this is the correct freq. to phase conversion
;factor for clock=30MHZ
;i.e. (2^32 / clock)-2^24
;valid input, recover number of the selection
;multiply by 4 for a 4-byte jump table
;A=0, N/A
;A=I, QPSK function
;A=2, OQPSK function
;A=3, MSK function
;A=4, BPSK function
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LJMP START
SEJECT
; FUNCTION:QPSKTEST
;DESCRIPTION:This function runs the QPSKmodulator/demodulator.
******************************************************************************
QPSK_TEST:
MOV R4,FREQ
MOV R5,FREQ+I
MOV R6,FREQ+2
MOV R7,FREQ+3
rs
QTI:
QT2 :
;set up carrier frequency
;set up DDS registers of Q2334
MOV R0,#F TO P
MOV RI,#Q2334_REGS
LCALL MULT
MOV R0,#Q2334 BASE
MOV RI,#Q2334_REGS
MOV R2,#4
MOV A,@RI
MOVX @R0,A
INC R1
INC R0
DJNZ R2,QTI
MOV R0,#Q2334_BASE+IOH
MOV RI,#Q2334_REGS
MOV R2,#4
MOV A,@RI
MOVX @R0,A
INC R1
INC R0
DJNZ R2,QT2
MOV R0,#08H
MOV RI,#02H
LCALL WR_Q2334
MOV R0, #18H
MOV R1, #02H
LCALL WR_Q2334
MOV R0,#0AH
MOV RI,#0EH
LCALL WR Q2334
MOV R0,#1AH
MOV RI,#0EH
LCALL WR Q2334
;calculate what will be put into Q2334 registe
;and put result into software copies of #i
;put the result into the #I of Q2334 chip
;put the result into the #2 of Q2334 chip
;set up SMC register of #I(Q2334) to EPM
;set up SMC register of #2(Q2334) to EPM
;set up AMC register of #I(Q2334) and
;enable NRC and D/A = 12-bit
;set-up AMC register of #2(Q2334) and
;enable NRC and D/A = 12-bit
MOV R0,#Q2334_BASE+0CH
MOVX @R0,A
MOV R0,#Q2334_BASE+ICH
MOVX @R0,A
;clear accumulator #i
;clear accumulator #2
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;set control lines
MOV R0,#CONTROL
MOV A,#08H
MOVX @R0,A
MOV A,#00H
MOVX @R0,A
SETB INI
CLR FLAG
LCALL GETDR
MOV R0,#15H
MOV RI, #00H
LCALL WR_Q0256
MOV R0,#16H
MOV RI,#00H
LCALL WR_Q0256
MOV R0,#02H
MOV RI,#04H
LCALL WR_Q0256
MOV R0,#03H
MOV RI,#34H
LCALL WR_Q0256
MOV R0,#04H
MOV RI,#01H
LCALL WR_Q0256
MOV R0, #04H
MOV RI, #05H
LCALL WR_Q0256
MOV R0,#08H
MOV RI,#0FCH
LCALL WR_Q0256
MOV R0,#09H
MOV RI,#0F9H
LCALL WR_Q0256
MOV R0, #0AH
MOV RI, #0FCH
LCALL WR Q0256
MOV R0, #0BH
MOV R1, #0FFH
LCALL WR_Q 0256
MOV R0,#0CH
MOV RI,#0FFH
LCALL WR_Q0256
MOV R0,#17H
MOV RI,#00H
LCALL WR Q0256
MOV R0, #18H
;set initial condition
;FLAG=0 for QPSK
;set up data rate of timer2
;set up registers 15H and 16H to 0
;set up control register 1
;set up control register 2
;set up control register 3
;set up Normalization T count
;set up N count
;set up BER period LS byte
;BER(0CH,0BH,0AH)=0FFFF9CH for IE+5
;BER(0CH,0BH,0AH)=0FFD8FOH for IE+7
;set up BER period CS byte
;set up BER period MS byte
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JQPSK:
QPSK
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
;set up
MOV
MOV
MOVX
MOV
RL
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
1200:
CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
RI,#00H
WR_O02S6
R0,#06H
RI,#04H
WR_Q0256
R0,#06H
RI,#06H
WR_Q0256
R0,#07H
RI,#30H
WR_Q0256
the registers
R0,#CONTROL
A,#00H
@R0,A
A, TST DR
A
A
DPTR, #JQPSK
@A+DPTR
OUT QPSK
QPSK__I200
QPSK_2400
QPSK_4800
QPSK 9600
QPSK 192
FLAG1
R0,#12H
RI,#00H
WR $2110
R0,#13H
RI,#0A7H
WR $2110
R0,#14H
RI,#0C6H
WR $2110
R0,#CONTROL
A,#02H
@R0,A
R0,#11H
RI,#26H
WR $2110
OUT_QPSK
;set up control register 1
;set up control register 2
of STEL 2110A chip
;A=0, N/A
;data rate=1200 bps
;data rate=2400 bps
;data rate=4800 bps
;data rate=9600 bps
;data rate=19200 bps
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=00A7C6H
;set Loop Gain Control Register LGCR(IIH)=67H
;KI=(0111), K2=(0110)
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QPSK_2400:CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
QPSK__4800:SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL_
LJMP
QPSK9600:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
FLAG1
R0,#12H
RI,#01H
WR$2110
R0,#I3H
RI,#4FH
WR$2110
R0,#14H
RI,#8BH
WR$2110
R0,#CONTROL
A,#02H
@R0,A
R0,#11H
RI,#37H
WR$2110
OUT_QPSK
FLAG1
R0,#12H
RI,#02H
WR $2110
R07#13H
RI,#9FH
WR $2110
R07#14H
RI,#17H
WR $2110
R0, #CONTROL
A, #02H
@R0,A
R0,#11H
RI,#48H
WR $2110
OUT_QPSK
FLAG1
R0,#12H
RI,#05H
WR $2110
R0,#I3H
RI,#3EH
WR $2110
R0,#14H
RI,#2DH
WR $2110
R0, #CONTROL
A, #02H
@R0, A
R0,#11H
RI,#59H
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=014F8BH
;set Loop Gain Control Register
;KI=(1000), K2=(0111)
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=029FI7H
;set Loop Gain Control Register
;KI=(1001), K2=(I000)
;set Bit Rate Control Register
;BRCR(12H,13H, 14H)=053E2DH
;set Loop Gain Control Register
;KI=(1010), K2=(1001)
LGCR (IIH) =78H
LGCR(IIH)=89H
LGCR (IIH) =9AH
Page 7
MDCOB.A51
LCALL WR$2110
LJMP OUT_QPSK
QPSK_I92:SETB FLAG1
MOV R0,#12H
MOV RI,#0AH
LCALL WR$2110
MOV R0_#13H
MOV RI,#7CHLCALL WR$2110
MOV R0_#14H
MOV RI,#5BH
LCALL WR$2110
;set Bit Rate Control Register
;BRCR(12H,13H,14H)_0A7CSBH
MOV R0,#CONTROL
MOV A,#02H
MOVX @R0,A
MOV R0,#11H
MOV R1,#6AH
LCALL WR$2110
;set Loop Gain Control Register
;KI=(1011), K2=(1010)
LGCR(1IH) =0ABH
LJMP OUT QPSK
OUT QPSK:
MOV R0, #10H
MOV RI, #08H
LCALL WR $2110
MOV R0,#17H
MOV RI,#81H
LCALL WR $2110
;set Timing Control Register TCR(10H)=08H
;SET Mode Control Register MCR(17H)=81H
OQPSK_TEST:
MOV
MOV
MOV
MOV
R4,FREQ
R5,FREQ+I
R6,FREQ+2
R7,FREQ+3
;set up carrier frequency
;set up DDS registers of Q2334
rs
OQTI:
MOV R0,#F TO P
MOV RI,#Q2334_REGS
LCALL MULT
MOV R0,#Q2334_BASE
MOV RI,#Q2334_REGS
MOV R2,#4
MOV A,@RI
;calculate what will
;and put result into
be put into Q2334 registe
software copies of #I
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OQT2:
MOVX @R0,A
INC R1
INC R0
DJNZ R2,0QTI
;put the result into the #i of Q2334 chip
MOV R0,#Q2334 BASE+IOH
MOV RI,#Q2334--REGS
MOV R2,#4
MOV A,@RI
MOVX @R0,A
INC R1
INC R0
DJNZ R2,0QT2
;put the result into the #2 of Q2334 chip
MOV R0,#08H
MOV RI,#02H
LCALL WR_Q2334
;set up SMC register of #I(Q2334) to EPM
MOV R0,#I8H
MOV RI,#02H
LCALL WR_Q2334
;set up SMC register of #2(Q2334) to EPM
MOV R0, #0AH
MOV R1, # 0EH
LCALL WR_Q2334
;set up AMC register of #I(Q2334) and
;enable NRC and D/A = 12-bit
MOV R0,#1AH
MOV RI,#0EH
LCALL WR_Q2334
;set up AMC register of #2(Q2334) and
;enable NRC and D/A = 12-bit
MOV R0,#Q2334_BASE+0CH
MOVX @R0,A
MOV R0,#Q2334_BASE+ICH
MOVX @R0,A
;clear accumulator #I
;clear accumulator #2
;set control lines
MOV R0,#CONTROL
MOV A,#38H
MOVX @R0,A
MOV A,#30H
MOVX @R0,A
SETB INI
CLR FLAG
LCALL GET DR
;set initial condition
;FLAG=0 for OQPSK
;set up data rate of timer2
;set up encoder registers of Q0256
MOV R0,#15H
MOV RI,#00H
LCALL WR_Q0256
;set up registers 15H and 16H to 0
MOV R0, #16H
MOV RI, #00H
LCALL WR_Q0256
MOV R0, #02H
MOV RI, #06H
LCALL WR Q0256
;set up control register 1
MOV R0, #03H ;set up control register 2
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MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
;set up
MOV
MOV
MOVX
MOV
RL
RL
MOV
JMP
RI,#34H
WR_Q0256
R0,#04H
RI,#01H
WR_Q0256
R0,#04H
RI,#05H
WR_Q0256
R0,#08H
RI,#0FCH
WR_Q0256
R0,#09H
RI, #0F9H
WR_Q0256
R0,#0AH
RI, #0FCH
WR_Q0256
R0,#0BH
RI,#0FFH
WR_Q0256
R0,#0CH
RI,#0FFH
wR_o02s6
R0,#I7H
RI,#00H
WR_Q0256
R0,#18H
RI,#00H
WRQ0256
R0,#06H
RI,#04H
WR Q0256
R0,#06H
RI,#06H
WR_Q0256
R0,#07H
RI,#30H
WRQ0256
;set up control register 3
;set up Normalization T count
;set up N count
;set up BER period LS byte
;BER(0CH,0BH, 0AH)=0FFFF9CH for IE+5
;BER(0CH, 0BH,0AH)=0FFD8FOH for IE+7
;set up BER period CS byte
;set up BER period MS byte
;set up control register 1
;set up control register 2
the registers of STEL_2110A chip
R0,#CONTROL
A, #30H
@R0,A
A, TST DR
A
A
DPTR,#JOQPSK
@A+DPTR
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JOQPSK:LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
OQPSK1200:CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
OQPSK__2400:CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
OQPSK_4800:SETB
MOV
MOV
OUT_OQPSK
OQPSK_I200
OQPSK_2400
OQPSK_4800
OQPSK_9600
OQPSK 192
FLAG1
R0,#12H
RI,#00H
WR $2110
R0,#13H
RI,#0A7H
WR $2110
R0,#14H
RI,#0C6H
WR $2110
R0,#CONTROL
A,#32H
@R0,A
R0,#11H
RI,#26H
WR $2110
OUT_OQPSK
FLAG1
R0,#12H
RI,#01H
WR $2110
R07#13H
RI,#4FH
WR $2110
R0?#14H
RI,#8BH
WR $2110
R0,#CONTROL
A,#32H
@R0,A
R0,#11H
RI,#37H
WR $2110
OUT_OQPSK
FLAG1
R0,#12H
RI,#02H
;A=0, N/A
;data rate=1200 bps
;data rate=2400 bps
;data rate=4800 bps
;data rate=9600 bps
;data rate=19200 bps
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=00A7C6H
;set Loop Gain Control Register LGCR(IIH)=67H
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=014F8BH
;set Loop Gain Control Register LGCR(IIH)=78H
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=029FI7H
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LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
OQPSK 9600:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
OQPSK 192:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
WR $2110
R0,#I3H
RI,#9FH
WR $2110
R0_#I4H
RI,#17H
WR $2110
R0, #CONTROL
A, #32H
@R0,A
R0,#IIH
RI,#48H
WR $2110
OUT_OQPSK
FLAG1
R0,#I2H
RI,#05H
WR $2110
R0,#13H
RI,#3EH
WR $2110
R0,#14H
RI,#2DH
WR $2110
R0,#CONTROL
A,#32H
@R0,A
R0,#IIH
RI,#59H
WR $2110
OUT_OQPSK
FLAG1
R0,#12H
RI,#0AH
WR $2110
R07#13H
RI,#7CH
WR $2110
R07#I4H
RI,#5BH
WR $2110
R0, #CONTROL
A, #32H
@R0,A
R0,#11H
RI,#6AH
WR $2110
OUT_OQPSK
;set Loop Gain Control Register LGCR(IIH)-89H
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=053E2DH
;set Loop Gain Control Register LGCR(IIH)=9AH
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=0A7CSBH
;set Loop Gain Control Register LGCR(IIH)=0ABH
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OUT_OQPSK:
MOV R0,#10H
MOV RI,#08H
LCALL WR$2110
MOV R0,#17H
MOV RI,#81HLCALL WR$2110
LJMP WWW$EJECT
;set Timing Control Register TCR(10H)=08H
;SET ModeControl Register MCR(17H)=81H
; FUNCTION:BPSKTEST
;DESCRIPTION:This function runs the BPSKmodulator/demodulator.
BPSKTEST:
MOV
MOV
MOV
MOV
rs
R4,FREQ
R5,FREQ+I
R6,FREQ+2
R7,FREQ+3
;set up carrier frequency
;set up DDSregisters of Q2334
MOV R0,#F TOP
MOV RI,#Q2334 REGS
LCALL MULT
MOV
MOV
MOV
BTI: MOV
MOVX
INC
INC
DJNZ
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOVX
MOV
MOVX
MOV
MOV
MOV
BCLRA: MOVX
INC
DJNZ
;calculate what will be put into Q2334 registe
R0,#Q2334 BASE
RI,#Q2334_REGS
R2,#4
A,@RI
@R0,A
R1
R0
R2,BTI
;and put result into software copies of #I
;put the result into the #i of Q2334 chip
R0,#08H
RI,#02H
WR Q2334
;set up SMC register of #I(Q2334) to EPM
R0,#0AH
RI,#0EH
WR_Q2334
;set up AMC register of #I(Q2334) and
;enable NRC and D/A = 12-bit
R0,#Q2334_BASE+0CH
@R0,A
R0,#Q2334_BASE+ICH
@R0,A
;clear accumulator #I
;clear accumulator #2
R0, #Q2334_BASE+IOH
A, #00H
R2, #4
@R0,A
R0
R2, BCLR A
;clear A register of #2
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MOV R0,#Q2334BASE+I8H
MOV A,#00H --
MOVX @R0,A
MOV R0,#Q2334BASE+IAH
MOV A,#0FH
MOVX @R0,A
;clear SMCregister of #2
;clear AMCregister of #2
;set control lines
MOV R0,#CONTROL
MOV A,#4DH
MOVX @R0,A
MOV A,#45H
MOVX @R0,A
SETB INISETB FLAG
LCALL GETDR
;set initial condition
;FLAG=I for BPSK
;set up data rate of timer2
;set up encoder registers of Q0256
MOV R0,#15H
MOV RI, #00H
LCALL WR_Q0256
;set up registers 15H and 16H to 0
MOV R0, # 16H
MOV RI, #00H
LCALL WR Q0256
MOV R0,#02H
MOV RI,#05H
LCALL WR_Q0256
;set up control register 1
MOV R0,#03H
MOV RI,#30H
LCALL WR_Q0256
;set up control register 2
MOV R0,#04H
MOV RI,#01H
LCALL WR_Q0256
;set up control register 3
MOV R0,#04H
MOV RI,#05H
LCALL WR Q0256
MOV R0,#08H
MOV RI,#0FCH
LCALL WR_Q0256
;set up Normalization T count
MOV R0, #09H
MOV R1, #0F9H
LCALL WR Q0256
;set up N count
MOV R0,#0AH
MOV RI,#0FCH
LCALL WR_Q0256
;set up BER period LS byte
;BER(0CH,0BH,0AH)=0FFFF9CH for IE+5
;BER(0CH,0BH,0AH)=0FFD8FOH for IE+7
MOV R0, # 0BH
MOV R1, #0FFH
LCALL WR_Q0256
;set up BER period CS byte
MOV R0, #0CH ;set up BER period MS byte
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MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
RI, #0FFH
WR_Q0256
R0,#I7H
RI, #00H
WR_Q0256
R0,#18H
RI, #00H
 _Qo256
MOV R0,#06H ;set up control register 1
MOV RI,#05H
LCALL WR_Q0256
MOV
MOV
LCALL
MOV
MOV
LCALL
;set up
MOV
MOV
MOVX
MOV
RL
RL
MOV
JMP
JBPSK: LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
BPSK 1200:
CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
R0,#06H
RI,#07H
WRQ0256
R0,#07H
RI,#30H
WRQ0256
;set up control register 2
the registers of STEL_2110A chip
R0, #CONTROL
A, #45H
@R0,A
A, T ST__DR
A
A
DPTR, #JBPSK
@A+DPTR
OUT BPSK
BPSK 1200
BPSK 2400
BPSK 4800
BPSK 9600
BPSK 192
FLAG1
R0,#12H
RI,#01H
WR $2110
R07#13H
RI,#4FH
WR $2110
R07#I4H
RI,#8BH
WR $2110
R0,#CONTROL
A,#47H
;A=0, N/A
;data rate=1200 bps
;data rate=2400 bps
;data rate=4800 bps
;data rate=9600 bps
;data rate=19200 bps
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=014F8BH
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MOVX
MOV
MOV
LCALL
LJMP
BPSK 2400:
CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
BPSK 4800:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
BPSK 9600:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
@R0, A
R0,#11H
RI,#78H
WR $2110
OUT BPSK
FLAG1
R0,#I2H
RI,#02H
WR $2110
R0,#I3H
RI,#9FH
WR $2110
R0,#14H
RI,#17H
WR $2110
R0, #CONTROL
A, #47H
@R0,A
R0,#IIH
RI,#89H
WR S2110
OUT BPSK
FLAG1
R0,#12H
RI,#05H
WR $2110
R07#13H
RI,#3EH
WR $2110
R0,#14H
RI,#2DH
WR $2110
R0,#CONTROL
A,#47H
@R0,A
R0,#IIH
RI,#9AH
WR $2110
OUT BPSK
FLAG1
R0,#12H
RI,#0AH
WR $2110
R07#13_
RI,#7CH
WR $2110
R0?#I4H
RI,#SBH
;set Loop Gain Control Register LGCR(IIH)=78H
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=029FI7H
;set Loop Gain Control Register LGCR(IIH)=89H
;set Bit Rate Control Register
;BRCR(12H,13H, 14H)=053E2DH
;set Loop Gain Control Register LGCR(IIH)=9AH
;setBit Rate Control Register
;BRCR(12H,13H, 14H)=0A7C5BH
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BPSK
OUT
LCALL WR$2110
MOV R0,#CONTROL
MOV A,#47H
MOVX @R0,A
MOV R0,#11H
MOV R1,#0ABH
LCALL WR$2110
m
LJMP OUT BPSK
192:
SETB FLAG1
MOV R0,#12H
MOV RI,#14H
LCALL WR $2110
MOV R07#13H
MOV RI,#0F8H
LCALL WR $2110
MOV R07#14H
MOV RI,#0B6H
LCALL WR $2110
MOV R0, #CONTROL
MOV A, #47H
MOVX @R0, A
MOV R0,#11H
MOV RI,#0BCH
LCALL WR $2110
LJMP OUT BPSK
BPSK:
MOV R0,#10H
MOV RI,#08H
LCALL WR $2110
MOV R0,#17H
MOV RI,#81H
LCALL WR $2110
LJMP WWW
$EJECT
;set Loop Gain Control Register LGCR(IIH)=0ABH
;set Bit Rate Control Register
;BRCR(12H,13H, 14H)=I4F8B6H
;set Loop Gain Control Register LGCR(IIH)_0BCH
;set Timing Control Register TCR(10H)=08H
;SET Mode Control Register MCR(17H)=81H
t
; FUNCTION: MSK TEST
;DESCRIPTION: This function runs the MSK modulator/demodulator.
MSK TEST:
MOV
MOV
MOV
MOV
R4,FREQ
R5,FREQ+I
R6,FREQ+2
R7,FREQ+3
;set up carrier frequency
;set up DDS registers of Q2334
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MOV
MOV
LCALL
R0,#F TOP
RI, #FREQI
MULT ;calculate the phase increment for 4.8 MHZ;and put result into FREQI+0--FREQI+3
SETB
LCALL
FLAG
GETDR
;FLAG=I for MSK
;get data rate and offset 1/4 data rate holds
;in 4 registers: R7,R6,R5,R4.
te
MOV
MOV
LCALL
R0,#F TOP
R1,#FREQ2
MULT
;calculate the phase increment for 1/4 data ra
;and put result into FREQ2+0--FREQ2+3
to
LCALL CALCMSK ;calculate 2 frequencies f+ and f-, then send
;DDS.
MOV
MOV
LCALL
R0,#08H
RI,#04H
WR_Q2334
;set up SMCregister of #I(Q2334)
MOV
MOV
LCALL
R0,#0AH
RI,#0EH
WR_Q2334
;set up AMCregister of #I(Q2334) and
;enable NRCand D/A = 12-bit
MOV
MOVX
MOV
MOVX
R0,#Q2334_BASE+0CH@R0,A
R0,#Q2334__BASE+ICH@R0,A
;clear accumulator #I
;clear accumulator #2
MOV
MOV
MOV
MCLR A: MOVX
INC
DJNZ
R0,#Q2334_BASE+IOH
A,#00H
R2,#4
@R0,A
R0
R2,MCLR_A
;clear A register of #2
MOV R0, #Q2334_BASE+ 18H
MOV A, #00H
MOVX @ R0, A
MOV R0, #Q2334 BASE+IAH
MOV A, #0FH
MOVX @R0,A
;clear SMC register of #2
;clear AMC register of #2
;set control lines
SETB INI ;set initial condition
MOV R0,#CONTROL
MOV A,#0CCH
MOVX @R0,A
MOV A,#0C4H
MOVX @R0,A
;set up encoder registers of_Q0256
MOV R0,#15H
MOV RI,#00H
LCALL WR_Q0256
;set up registers 15H and 16H to 0
MOV R0,#16H
MOV RI,#00H
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LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
;set up
MOV
MOV
WR_Q0256
R0, #02H
RI, #04H
WR Q0256
R0,#03H
RI,#34H
WRQ0256
R0,#04H
RI,#01H
WR_Q0256
R0,#04H
RI,#05H
WRQ0256
R0, #08H
RI, #0FCH
WR_Q0256
R0,#09H
RI,#0F9H
WR__Q0256
RO, #0AH
RI, #0FCH
WR Q0256
R0,#0BH
RI,#0FFH
WR_Q025G
R0, #0CH
RI, #0FFH
WR_Q0256
R0,#17H
RI,#00H
WR_Q0256
R0,#18H
RI,#00H
WR Q0256
R0,#06H
RI,#04H
WR_Q0256
R0, #06H
RI, #06H
WR_Q0256
R0,#07H
RI,#30H
WR_Q0256
;set up control register 1
;set up control register 2
;set up control register 3
;set up control register 3
;set up Normalization T count
;set up N count
;set up BER period LS byte
;BER(0CH,0BH, 0AH)=0FFFF9CH for IE+5
;BER(0CH,0BH,0AH)=0FFD8FOH for IE+7
;set up BER period CS byte
;set up BER period MS byte
;set up control register 1
;set up control register 2
the registers of STEL 2110A chip
R0, #CONTROL
A, #0C4H
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MOVX
MOV
RL
RL
MOV
JMP
@R0,A
A,TSTDR
A
A
DPTR,#JMSK@A+DPTR
JMSK: LJMP OUTMSK
NOP
LJMP MSK1200
NOP
LJMP MSK2400
NOP
LJMP MSK4800
NOP
LJMP MSK9600
NOP
LJMP MSK192
NOP
MSK1200:
CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
MSK2400:
CLR
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
FLAG1
R0,#12H
RI,#01H
WR$2110
R07#13H
RI,#4FH
WR$2110
R07#14H
RI,#8BH
WR $2110
m
R0,#CONTROL
A,#0C6H
@R0,A
R0,#11H
RI,#67H
WR $2110
OUT MSK
FLAG1
R0,#12H
RI,#02H
WR $2110
R07#13H
RI,#gFH
WR $2110
R07#14H
RI,#17H
WR $2110
R0,#CONTROL
A,#0C6H
@R0,A
R0,#11H
RI,#89H
WR $2110
;A=0, N/A
;data rate=1200 bps
;data rate=2400 bps
;data rate=4800 bps
;data rate=9600 bps
;data rate=19200 bps
;set Bit Rate Control Register
;BRCR(12H, 13H,14H)=00A7C6H
;set Loop Gain Control Register
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=014F8BH
;set Loop Gain Control Register
LGCR(IIH)=67H
LGCR (IIH) =78H
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LJMP
MSK4800:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
MSK9600:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
MOV
MOV
LCALL
LJMP
MSK192:
SETB
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
MOVX
OUTMSK
FLAG1
R0,#12H
RI,#05H
WR$2110
R07#13H
RI,#3EH
WR$2110
R07#14H
RI,#2DH
WR$2110
R0,#CONTROL
A,#0C6H
@R0,A
R0,#11H
RI,#9AH
WR$2110
OUTMSK
FLAG1
R0,#12H
RI,#0AH
WR$2110
R07#13H
RI,#7CH
WR$2110
R07#14H
RI,#5BH
WR$2110
R0,#CONTROL
A,#0C6H
@R0,A
R0,#11H
RI,#0ABH
WR$2110
OUTMSK
FLAG1
R0,#12H
RI,#14H
WR$2110
R07#13H
RI,#0F8H
WR$2110
R0,#14H
RI,#0B6H
WR$2110
R0,#CONTROL
A,#0C6H
@R0,A
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=029FI7H
;set Loop Gain Control Register
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=053E2DH
;set Loop Gain Control Register
;set Bit Rate Control Register
;BRCR(12H,13H,14H)=0A7C5BH
LGCR(I IH) =89H
LGCR(IIH) =9AH
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MOV R0,#IIH ;set
MOV RI,#0BCH
LCALL WR$2110
LJMP OUTMSK
OUTMSK:
MOV R0,#IOH ;set
MOV RI,#08H
LCALL WRS2110
MOV R0,#I7H ;SET
MOV RI,#81H
LCALL WR$2110
LJMP WWW
SEJECT
Loop Gain Control Register LGCR(IIH)=0ABH
Timing Control Register TCR(10H)=08H
Mode Control Register MCR(17H)=81H
******************************************************************************
; FUNCTION: CALC MSK
;DESCRIPTION:This function is called to do the computations and set up the
; DDS chip for MSK modulation.
; (I) FREQI holds the 32-bit number to send to DDS for basic carrier.
; (2) FREQ2 holds the +/- offset that must be added/substructed from
; the basic carrier.
; PIRA and PIRB registers will be set for MSK.
******************************************************************************
e
CALC MSK:
MOV R3,#00H
MOV R0,#FREQI
MOV RI,#FREQ2
MOV R4,#4
CLR C
CMI: MOV A,@R0
SUBB A,@RI
XCH A, RI
XCH A, R3
XCH A, R0
PUSH ACC
PUSH PSW
LCALL WR Q2334
POP PSW
POP ACC
XCH A, R0
XCH A, R3
XCH A, RI
INC R0
INC R1
INC R3
DJNZ R4,CMI
MOV R0,#FREQI
MOV RI,#FREQ2
MOV R4,#4
CLR C
CM2: MOV A,@R0
ADDC A,@RI
XCH A, RI
;address of PIRA register (DDS#1)
;put FREQI-FREQ2 in PIRA register (fc-i/4T)
;put FREQI+FREQ2 in PIRB register (fc+I/4T)
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$EJECT
XCH A,R3
XCH A,R0
PUSH ACC
PUSH PSW
LCALL WRQ2334
POP PSW
POP ACC
XCH A,R0
XCH A,R3
XCH A,R1INC R0
INC R1
INC R3
DJNZ R4,CM2
RET
; FUNCTION:MULT
;DESCRIPTION:The function MULTmultiplies the 4-byte number in R4-R7by the
; 5-byte numberpointed to by R0 (F TOP). It is assumedthat the
; product will be no longer than 7 bytes. The least significant 3
; bytes are dropped, (corresponding to a divide by 2^24) and the
; remaining 4-byte number is placed in the location pointed to by
; RI.
MULT:
PUSH AR0
MOV R0,#TMP
MOV R2,#07H
MI: MOV @R0,#00H
INC R0
DJNZ R2,MI
;first, zero the product space (TMP0-6)
POP AR0
PUSH ARI
;recover address of multiplier
;save location for final result
MOV
MOV
MOV
MOV
LCALL
INC
R1, #TMP
A, R4
R2,A
R3,#05H
MULT DIG
R1
;put 7-byte product in TMP0-6
;first, multiply by byte #i
MOV
MOV
MOV
LCALL
INC
A, R5
R2,A
R3, #05H
MULT DIG
R1
;then, multiply by byte #2
MOV
MOV
MOV
LCALL
INC
A, R6
R2,A
R3,#05H
MULT DIG
R1
;then, multiply by byte #3
MOV
MOV
A, R7
R2, A
;then, multiply by byre #4
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MOV R3,#04H
LCALL MULTDIG
POP ARI
MOV A,TMP+3
MOV @R1,A
INC R1
MOV A,TMP+4
MOV @RI,A
INC R1
MOV A,TMP+5
MOV @R1,A
INC R1
MOV A,TMP+6
MOV @R1,A
RET
SEJECT
;recover where we want to put result (TMP3-6)
; FUNCTION:MULTDIG
;DESCRIPTION:The function MULTDIG is a general purpose multiplication
; routine. It multiplies a single byte by an arbitrarily large
; number.
; R0=location of multiplier, Rl=location of product
; R2=single_byte multiplier, R3=# of bytes to multiply
MULTDIG:
PUSH AR0
PUSH ARI
MDI: MOV B,R2
MOV A,@R0
MUL AB
ADD A,@RI
MOV @R1,A
INC R1
MOV A,B
ADDC A,@RI
MOV @R1,A
PUSH ARI
MOV A,#0
;want to return with R0 & R1 unchanged
;get the byte we're multiplying by
;get one byte of the numberwe're multiplying
MD2: JNC MD3
INC R1
ADDC A,@RI
MOV @RI,ASJMP MD2
MD3: POP ARI
INC R0
DJNZ R3,MDI
POP ARI
POP AR0
RET
SEJECT
; FUNCTION:WRQ2334
;DESCRIPTION:The function WRQ2334writes a new value to a port of Q2334
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; R0=port number, Rl=value
.
WR_Q2334 :
PUSH AR0 ;want to be
PUSH ARI
MOV A, R0
ADD A, #Q2334_BASE
MOV R0, A
MOV A, R1
MOVX @R0, A
POP ARI
POP AR0 ; recover R0
RET
$EJECT
able to exit with R0 unchanged
; FUNCTION: WR Q0256
;DESCRIPTION: The function WR Q0256 writes a new value to a port of Q0256
; and its software copies.
; R0=port number, Rl=value
WR__Q0256 :
PUSH AR0
PUSH ARI
MOV A, R0
ADD A, #Q0256 BASE
MOV R0, A
MOV A, R1
MOVX @R0,A
POP ARI
POP AR0
RET
$EJECT
******************************************************************************
; FUNCTION: WR $2110
;DESCRIPTION: The function WR $2110 writes a new value to a port of STEL-2110A
; and its software copies.
; R0=port number, Rl=value
******************************************************************************
WR $2110 :
PUSH AR0
PUSH ARI
MOV A, R0
ADD A,#$2110 BASE
MOV R0, A
MOV A, R1
MOVX @R0, A
POP ARI
POP AR0
RET
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$EJECT
GETDR: SETB
NOP
NOP
MOV
JZ
MOV
WWW6 : INC
MOV
ANL
JNZ
MOV
RR
SJMP
WWW7 : MOV
WWW8 : MOV
RL
RL
MOV
JMP
JMPDR : LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
DR 1200 :JB
MOV
MOV
SJMP
DR12 i: MOV
MOV
MOV
MOV
MOV
MOV
DR12 2: MOV
LJMP
DR 2400 :JB
MOV
MOV
SJMP
DR24 I: MOV
MOV
MOV
TTI
A, PI
WWW7
RI, #00H
R1
R0,A
A, #01H
WWW8
A, R0
A
WWW6
RI, #0OH
A, R1
A
A
DPTR, # JMPDR
@A+DPTR
OUT DR
DR 1200
DR 2400
DR 4800
DR 9600
DR 192
FLAG,DR12 1
RCAP2L,#80H
RCAP2H, #0FEH
DR12 2
RCAP2L,#40H
RCAP2H,#0FFH
R4,#58H
R5,#02H
R6,#00H
R7,#00H
TST DR,#01H
OUT DR
FLAG, DR24_1
RCAP2L,#40H
RCAP2H,#0FFH
DR24 2
RCAP2L,#0AOH
RCAP2H,#0FFH
R4,#60H
;valid input, recover number of the selection
;data rate=f200 bps
;data rate=2400 bps
;data rate=4800 bps
;data rate=9600 bps
;data rate=19200 bps
;set timer2 for 1200 bps
;QPSK (1/2 R) (NOTE:TL2 &TH2)
;OQPSK, MSK, BPSK (R)
;TST DR=I (1200 bps)
;set-timer2 for 2400 bps
;QPSK (1/2 R)
;OQPSK, MSK, BPSK (R)
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MOV RS,#04H
MOV R6,#00H
MOV R7,#00H
DR24_2: MOV TST_DR,#02HLJMP OUTDR ;TST DR=2 (2400 bps)
DR_4800:JB FLAG,DR48_1 ;set timer2 for 4800 bps
MOV RCAP2L,#0AOH
MOV RCAP2H,#0FFHSJMP DR482
DR48i: MOV RCAP2L,#0DOH
MOV RCAP2H,#0FFH
MOV R4,#60H
MOV R5,#09H
MOV R6,#00H
MOV R7,#00H
DR48_2:MOV TST_DR,#03HLJMP OUTDR
;QPSK(1/2 R)
;OQPSK,MSK,BPSK(R)
;TST DR=3 (4800 bps)
DR 9600:JB FLAG,DR961 ;set timer2 for 9600 bps
MOV RCAP2L,#0DOH
MOV RCAP2H,#0FFHSJMP DR962
DR96i: MOV RCAP2L,#0E8H
MOV RCAP2H,#0FFH
MOV R4,#0COH
MOV R5,#12H
MOV R6,#00H
MOV R7,#00H
DR96_2:MOV TST_DR,#04HLJMP OUTDR
;QPSK(1/2 R)
;OQPSK,MSK,BPSK(R)
;TST DR=4 (9600 bps)
DR_I92: JB FLAG,DR192_1 ;set timer2 for 19200 bps
MOV RCAP2L,#0E8H ;QPSK (1/2 R)
MOV RCAP2H,#0FFHSJMP DR1922
DR192I:MOV RCAP2L,#0F4H ;OQPSK,MSK,BPSK(R)
MOV RCAP2H,#0FFH
MOV R4__80H
MOV R5,#25H
MOV R6,#00H
MOV R7,#00H
DRI92_2:MOV TST_DR,#05H ;TST_DR=5(19200 bps)
OUTDR: RET
$EJECT
******************************************************************************
; FUNCTION: INIT Q2334
;DESCRIPTION: This routine is called on reset to initialize all the registers
; in the DDS chip.
******************************************************************************
**
INIT_Q2334:
MOV R0, #00H
MOV RI,#00H
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IDI : LCALL WR Q2334
INC R0
CJNE R0,#SH, IDI
;fill #i frequency registers with 0
ID2:
MOV R0,#IOH
LCALL WR Q2334
INC R0
CJNE R0,#18H, ID2
;fill #2 frequency registers with 0
MOV R0,#08H ;clear
LCALL WR Q2334
MOV R0,#18H ;clear
LCALL WR Q2334
#i, mode ctrll
#2, mode ctrl2
(SMC)
(SMC)
MOV RI,#00H
MOV R0,#0AH
LCALL WR Q2334 ;clear #i AMC
MOV R07#1AH
LCALL WR_Q2334 ;clear #2 AMC
MOV R0,#Q2334_BASE+0CH ;clear #I,
MOVX @R0,A
MOV R0,#Q2334_BASE+ICH ;clear #2,
MOVX @R0,A
accumulator
accumulator
MOV R0,#Q2334_BASE+0EH ;updata
MOVX @R0,A
MOV R0,#Q2334_BASE+IEH ;updata
MOVX @R0,A
PET
$EJECT
; FUNCTION: INIT Q0256
;DESCRIPTION: This routine is called on--reset to initialize all the registers.
F
INIT_Q0256 :
MOV R0,#04H
MOV RI,#04H
LCALL WR_Q0256
MOV R0, #06H
MOV R1, #02H
LCALL WR_Q0256
ID3 :
MOV R0, #00H
MOV RI, #00H
LCALL WR Q0256
MOV RI.#00H
INC R0
CJNE R0, #0DH, ID3
RET
SEJECT
; FUNCTION: INIT $2110
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• ;DESCRIPTION:This routine is called on reset to initialize all the registers
INIT $2110:
MOV R0,#S2110BASE+00H
01H
MOV A,#01H
MOVX @R0,A
MOV R0,#S2110BASE+01H
IH)=B7H
MOV A, #0B7H
MOVX @R0,A
MOV R0,#S2110 BASE+02H
MOV A, #00H
MOVX @R0, A
MOV R0,#S2110 BASE+03H
MOVX @R0,A
MOV R0,#S2110 BASE+04H
MOVX @R0,A
MOV R0, #$2110 BASE+07H
H
MOVX @ R0, A
RET
$EJECT
;set Timing Control Register TCR(10H)=
;set Loop Gain Control Register LGCR(I
;set Bit Rate Control Register
;BRCR(12H, 13H, 14H)=000000H
;SET Mode Control Register MCR(17H)=81
; FUNCTION: T2 INT
;DESCRIPTION: This is the TIMER2 Interrupt service routine. It is used to
; precisely time writes to the DDS (Q2334) chip to run the
; modulations.
; INT=I ;for initial tim, and INT=0 ;for other times
; ENCCLKOUT=I ;for no signal, and ENCCLKOUT=0 ; for signal in
******************************************************************************
T2 INT: CLR
SETB
SETB
JB
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
TF2
RUN
CLOCK1
FLAG1, CCC
;clear timer2 interrupt flag
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CCC:
$EJECT
NOP
NOP
NOP
CLR
SETB
CLR
RETI
END
CLOCK1
CLOCK
CLOCK
;end of the program
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SDATE(02/24/93)
$TITLE(PLL.A51, VERSION2.0, BY DONGWU)$OBJECT(C:\WU\PLL.OBJ)
SERRORPRINT(C:kWU\PLL.ERR)$PRINT(C:\WU\PLL.LST)$XREF$NOMODSI$INCLUDE(REG52.INC)
SEJECT
******************************************************************************
; Equates and Memory-Mapped I/O Addresses
******************************************************************************
Q2334_BASE EQU 00H ;external RAM address of the Q2334 register #0
PMCLK BIT P3.0
MODE BIT P3.1
HOPCLK BIT P3.3
TT0 BIT P3.4
TTI BIT P3.5
$EJECT
USING 0 ;inform assembler that we will use reg. bank 0
DSEG AT 28H
Q2334_REGS: DS 8
DF: DS 8
DFCA: DS 8 ;area keeping for digital filter calculation
DFCAI: DS 8
Q2334 REGSI: DS 8 ......
Q2334--REGS2: DS 8
DATAI_ DS 1
DATA2: DS 1
STACK: DS 0 ;stack starts just above the data area
SEJECT
BSEG AT 0 ;position DATA-BITS segment at address 20H
INII: DBIT 1
INI2: DBIT 1
SEJECT
;initial flag
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; Define the Interrupt Vectors
i
CSEG ;select the code segment
ORG RESET
LJMP START ;system reset
ORG EXTI0
LJMP CAL ;external interrup 0, used for digital filter
ORG
RETI
TIMER0
;timer 0 interrupt, not used
ORG EXTII
RETI ;external interrupt i, not used
ORG
RETI
TIMER1
;timer 1 interrupt, not used
ORG SINT
RETI ;serial port interrupt, not used
ORG TIMER2
RETI ;timer 2 interrupt, not used
$EJECT
******************************************************************************
; FUNCTION: START
;DESCRIPTION: This is the reset routine that is entered on power-up and
; whenever the reset butten is pushed.
******************************************************************************
START : MOV IE,#00H
MOV SP,#STACK
MOV PSW,#00H
•_OV TCON;#00H
LCALL INIT_Q2334
SETB IT0
MOV IP,#00H
SETB PX0
;ensure that all interrupt are disabled
;initialize the stack
;use reg. bank 0 throughout this program
;initialize registers of Q2334 chip
;external interrupt 0 edge triggered
;make all interrupt low priority
PL:
JNB MODE,PL
SJMP PP
LJMP PLLL
PP : SETB TT0
SETB TTI
NOP
NOP
MOV A, PI
JZ DDD3
MOV RI,#00H
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DDD2:
DDD3:
DDD4:
TLQD:
RATED1:
RATED2:
RATED3:
RATED4 :
RATED5 :
INC
MOV
ANL
JNZ
MOV
RR
SJMP
MOV
MOV
RL
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
MOV
MOV
MOV
MOV
LCALL
SJMP
MOV
MOV
MOV
MOV
LCALL
SJMP
MOV
MOV
MOV
MOV
LCALL
SJMP
MOV
MOV
MOV
MOV
LCALL
SJMP
MOV
MOV
MOV
MOV
LCALL
R1
R0,A
A, #01H
DDD4
A, R0
A
DDD2
RI, #00H
A, RI
A
A
DPTR,#TLQD
@A+DPTR
M LOOP
RATED1
IRATED2
RATED3
RATED4
RATED5
Q2334_REGS,#8FH
Q2334_REGS+I,#070H
Q2334 REGS+2,#0B2H
Q2334_REGS+3,#28H
W2
C0M
Q2334_REGS,#8FH
Q2334_REGS+I,#070H
Q2334_REGS+2,#0B2H
Q2334_REGS+3,#28H
W2
COM
Q2334_REGS,#8FH
Q2334_REGS+I,#070H
Q2334_REGS+2,#072H
Q2334_REGS+3,#28H
W2
COM
Q2334_REGS,#SFH
Q2334_P, EGS+I,#070H
Q2334_REGS+2,#0B2H
Q2334_REGS+3,#28H
W2
COM
Q2334_REGS,#8FH
Q2334_REGS+I,#070H
Q2334_REGS+2,#0B2H
Q2334_REGS+3,#28H
W2
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COM:
PLLL:
SJMP
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
SETB
NOP
NOP
CLR
SETB
NOP
NOP
CLR
LJMP
MOV
MOV
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
SETB
NOP
NOP
CLR
SETB
NOP
NOP
CLR
COM
R0,#08H
RI,#00H
WR_Q2334
R0,#18H
RI,#00H
WR_Q2334
R0,#0AH
RI,#0EH
Wq%_Q2334
R0,#1AH
RI,#0EH
WR_Q2334
PMCLK
PMCLK
HOPCLK
HOPCLK
WWW
Q2334_REGS,#8FH
Q2334_REGS+I,#0DH
Q2334_REGS+2,#0F6H
Q2334_REGS+3,#28HW2
R0,#08H
RI,#02H
WR_Q2334
R0,#18H
RI,#02H --
WRQ2334
R0,#0AH
RI,#0EH
WRQ2334
R0,#1AH
RI,#0EH
WRQ2334
PMCLK
PMCLK
HOPCLK
HOPCLK
;set up SMCregister of #I(Q2334) to EPM
;set up SMCregister of #2(Q2334) to EPM
;set up AMCregister of #I(Q2334) and
;enable NRCand D/A = 12-bit
;set up AMC register of #2(Q2334) and
;enable NRC and D/A = 12-bit
;set up SMC register of #I(Q2334) to EPM
;set up SMC register of #2(Q2334) to EPM
;set up AMC register of #I(Q2334) and
;enable NRC and D/A = 12-bit
;set up AMC register of #2(Q2334) and
;enable NRC and D/A = 12-bit
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DD2:
DD3:
DD4:
TL:
DD:
WWW:
$EJECT
M LOOP:
SEJECT
QPSKTL:
DD21:
CLR
SETB
NOP
NOP
MOV
JZ
MOV
INC
MOV
ANL
JNZ
MOV
RR
SJMP
MOV
MOV
RL
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
SETB
SETB
NOP
NOP
SJMP
LJMP
SETB
SETB
NOP
NOP
MOV
JZ
MOV
INC
MOV
ANL
JNZ
MOV
RR
TT0
TTI
A, PI
DD3
RI,#00H
R1
R0,A
A, #01H
DD4
A, R0
A
DD2
RI,#00H
A, R1
A
A
DPTR, #TL
@A+DPTR
M LOOP
QPSKTL
OQPSKTL
MSKTL
BPSKTL
EA
EX0
WWW
START
TT0
TTI
A, P1
DD31
RI,#00H
R1
R0,A
A,#01H
DD41
A, R0
A
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DD31:
DD41:
TLQ:
RATEII:
RATE21:
RATE31:
RATE41:
RATE51:
$EJECT
OQPSKTL
DD22:
DD32:
SJMP
MOV
MOV
RL
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
:SETB
SETB
NOP
NOP
MOV
JZ
MOV
INC
MOV
ANL
JNZ
MOV
RR
SJMP
MOV
DD21
RI,#00H
A,R1
A
A
DPTR,#TLQ@A+DPTR
M LOOP
RATE11
RATE21
RATE31
RATE41
RATE51
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10HDD
TT0
TTI
A,PI
DD32
RI,#00H
R1
R0,A
A,#01HDD42
A,R0
A
DD22
RI,#00H
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DD42:
TLO:
RATEI2:
RATE22:
RATE32:
RATE42:
RATE52:
$EJECT
MSKTL:
DD23:
DD33:
DD43:
MOV
RL
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
SETB
SETB
NOP
NOP
MOV
JZ
MOV
INC
MOV
ANL
JNZ
MOV
RR
SJMP
MOV
MOV
RL
A,R1
A
A
DPTR,#TLO@A+DPTR
M LOOP
RATE12
RATE22
RATE32
RATE42
RATE52
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
TT0
TTI
A,PI
DD33
RI,#00H
R1
R0,A
A,#01HDD43
A,R0
A
DD23
RI,#OOH
A,RI
A
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TLM:
RATEI3:
RATE23:
RATE33:
RATE43:
RATE53:
$EJECT
BPSKTL:
DD24:
DD34:
DD44:
RL
MOV
JMP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
SETB
SETB
NOP
NOP
MOV
JZ
MOV
INC
MOV
ANL
JNZ
MOV
RR
SJMP
MOV
MOV
RL
RL
MOV
JMP
A
DPTR,#TLM
@A+DPTR
M LOOP
RATE13
RATE23
RATE33
RATE43
RATE53
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
TT0
TTI
A, PI
DD34
RI,#00H
R1
R0, A
A, #01H
DD44
A, R0
A
DD24
RI,#00H
A, R1
A
A
DPTR, #TLB
@A+DPTR
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TLB:
RATE14:
RATE24:
RATE34:
RATE44:
RATE54:
$EJECT
CAL:
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
LJMP
NOP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
MOV
MOV
LJMP
SETB
PUSH
PUSH
PUSH
PUSH
CLR
CLR
NOP
NOP
MOV
SETBCLR
NOP
NOP
MOV
MOV
ANL
JZ
MOV
XRL
MOV
MOV
M LOOP
RATE14
RATE24
RATE34
RATE44
RATE54
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
DATAI,#20H
DATA2,#10H
DD
INII
Q2334REGS+3
Q2334_REGS+2
Q2334_REGS+I
Q2334_REGS
TT0
TTI
DF+I,PI
TT0
TTI
DF,PI
A,DF+I
A,#80H
W1
A,DF+I
A,#0FFH
DF+3,A
A,DF
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WI:
W3:
XRL
MOV
MOV
MOV
MOV
LCALL
MOV
MOV
LCALL
LCALL
POP
POP
POP
POP
MOV
MOV
MOV
LCALL
MOV
MOV
LCALL
LJMP
MOV
MOV
MOV
MOV
MOV
MOV
MOV
LCALL
MOV
MOV
LCALL
LCALL
POP
POP
POP
POP
MOV
MOV
MOV
LCALL
MOV
MOV
LCALL
SETB
NOP
NOP
CLR
A,#0FFH
DF+2,A
R0,#DF+2
RI,#Q2334 REGSI
R2,DATAI
MULT
RI,#Q2334 REGS
R0,lQ2334_REGSIAD
W2
Q2334REGS
Q2334--REGS+I
Q2334--REGS+2
Q2334--REGS+3
R0,#DF+2
RI,#Q2334 REGS2
R2,DATA2MULTI
RI,#Q2334 REGS
R0,#Q2334--REGS2
ADI
W3
A,DF+I
DF+5,A
A,DF
DF+4,A
R0,#DF+4
RI, #Q2334_REGSI
R2,DATA1MULT
RI,#Q2334 REGS
R0,#Q2334REGSISB
W2
Q2334REGS
Q2334--REGS+I
Q2334--REGS+2
Q2334REGS+3
R0,#DF+4
RI,#Q2334_REGS2
R2,DATA2MULTI
RI,#Q2334 REG$
R0,#Q2334--REGS2SBI
HOPCLK
HOPCLK
;strobe HOPCLKso this setup takes affect
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$EJECT
W2:
QTI:
QT2:
$EJECT
MULT:
WII:
SEJECT
MULTI:
WIll:
SETB
NOP
NOP
CLR
SETB
RETI
MOV
MOV
MOV
MOV
MOVX
INC
INC
DJNZ
MOV
MOV
MOV
MOV
MOVX
INC
INC
DJNZ
RET
PUSH
PUSH
PUSH
MOV
MOV
MOV
INC
DJNZ
POP
POP
MOV
MOV
LCALL
POP
MOV
MOV
INC
MOV
MOV
INC
MOV
MOV
RET
PUSH
PUSH
PUSH
MOV
MOV
MOV
PMCLK
PMCLK
INI2
R0,#Q2334BASE
RI,#Q2334_REGS
R2,#04H
A,@RI
@R0,A
R1
R0
R2,QTI
; put
R0,#Q2334BASE+IOH
RI,#Q2334 REGS
R2,#04H
A,@RI
@R0,A ;put
R1
R0
R2,QT2
ARI
AR2
AR0
R0, #DFCA
R2, #06H
@R0, #00H
R0
R2, WII
AR0
AR2
R1, #DFCA
R3, #2
MULT DIG
ARI
A, DFCA+0
@RI, A
R1
A, DFCA+ 1
@RI,A
R1
A, DFCA+2
@RI,A
ARI
AR2
AR0
R0, #DFCAI
R2, #06H
@R0, #00H
the
the
result
result
into the
into the
#I
#2
of Q2334
of Q2334
chip
chip
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INC
DJNZ
POP
POP
MOV
MOV
LCALL
POP
MOV
MOV
INC
MOV
MOV
RET$EJECT
R0
R2,WIII
AR0
AR2
R1,#DFCAI
R3,#2
MULTDIG
ARI
A,DFCAI+I
@RI,A
R1
A,DFCAI+2
@RI,A
MULTDIG:
PUSH AR0
PUSH ARI
MDI: MOV B,R2
MOV A,@R0
MUL AB
ADD A,@RI
MOV @RI,A
INC R1
MOV A,B
ADDC A,@RI
MOV @RI,A
PUSH ARI
MOV A,#0
MD2: JNC MD3
INC R1
ADDC A,@RI
MOV @RI,ASJMP MD2
MD3: POP ARI
INC R0
DJNZ R3,MDI
POP
POP
RET$EJECT
ARI
AR0
AD: CLR C
MOV A,@RI
ADD A,@R0
MOV @RI,A
INC
INC
MOV
ADDC
MOV
INC
INC
MOV
R1
R0
A,@RI
A,@R0
@RI,A
R1
R0
A,@RI
;want to return with R0 & R1 unchanged
;get the byte we're multiplying by
;get one byte of the numberwe're multiplying
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$EJECT
SB:
$EJECT
ADI:
$EJECT
SBI:
ADDC
MOV
INC
MOV
ADDC
MOV
CLR
PET
CLR
MOV
SUBB
MOV
INC
INC
MOVSUBB
MOV
INC
INC
MOV
SUBB
MOV
INC
MOV
SUBB
MOV
CLR
PET
CLR
MOV
ADD
MOV
INC
INC
MOV
ADDC
MOV
INC
MOV
ADDC
MOV
CLR
PET
CLR
MOV
SUBB
MOV
INC
INC
MOV
SUBB
MOV
INC
MOV
A,@R0@RI,A
R1
A,@RI
A,#00H
@RI,AC
C
A,@RI
A,@R0
@RI,A
R1
R0
A,@RI
A,@R0
@RI,A
R1
R0
A,@RI
A,@R0
@R1,A
R1
A,@RI
A,#00H
@RI,AC
C
A,@RI
A,@R0
@RI,A
R1
R0
A,@RI-
A,@R0--
@RI,A
R1
A,@RI
A,#00H
@RI,AC
C
A,@RI
A,@R0
@RI,A
R1
R0
A,@RI
A,@R0
@RI,A
R1
A,@RI
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SUBB
MOVCLR
KET$EJECT
WRQ2334:
PUSH
PUSH
MOV
MOVX
POP
POP
RET$EJECT
INIT_Q2334:PUSH
PUSH
MOV
MOV
IDI: LCALL
INC
CJNE
MOV
MOV
ID2: LCALL
INC
CJNE
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
MOV
LCALL
MOV
LCALL
POP
POP
RET
SEJECT
A,#00H
@RI,AC
AR0
ARI
A, RI
@R0, A
ARI
AR0
AR0
ARI
R0, #00
RI, #00
WR Q2334
R0--
R0, #08H, IDI
R0, #IOH
RI, #00H
WR Q2334
R0
R0, #18H, ID2
RI, #00H
R0, #08H
WR Q2334
RI, #00H
R0, #18H
WR Q2334
RI, #00H
R0, #0AH
WR Q2334
RI.#OOM
R0, #1AH
WR Q2334
RI, #00H
R0, #0CH
WR Q2334
RI.#00H
R0, #1CH
WR_Q2334
RI, #IFH
R0, #0EH
WR Q2334
R0.# IEH
WR Q2334
ARI
AR0
;want to exit with R0 and R1 unchanged
;recover R0 AND R1
;fill #i frequency registers with 0
;fill #2 frequency registers with 0
;clear #i, mode ctrll (SMC)
;clear #2, mode ctrl2 (SMC)
;clear #I AMC
;clear #2 AMC
;clear #i, accumulator
;clear #2, accumulator
;updata
;updata
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END ;end of the program
i
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